{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:39Z","timestamp":1750307679313,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,4]],"date-time":"2009-05-04T00:00:00Z","timestamp":1241395200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,4]]},"DOI":"10.1145\/1534530.1534551","type":"proceedings-article","created":{"date-parts":[[2009,5,5]],"date-time":"2009-05-05T14:40:53Z","timestamp":1241534453000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Cache-aware partitioning of multi-dimensional iteration spaces"],"prefix":"10.1145","author":[{"given":"Arun","family":"Kejariwal","sequence":"first","affiliation":[{"name":"Yahoo! Inc., Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandru","family":"Nicolau","sequence":"additional","affiliation":[{"name":"University of California, Irvine, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Utpal","family":"Banerjee","sequence":"additional","affiliation":[{"name":"University of California, Irvine, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander V.","family":"Veidenbaum","sequence":"additional","affiliation":[{"name":"University of California, Irvine, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Constantine D.","family":"Polychronopoulos","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095408.1095418"},{"key":"e_1_3_2_1_2_1","unstructured":"Teraflops Research Chip. http:\/\/www.intel.com\/research\/platform\/terascale\/teraflops.htm.  Teraflops Research Chip. http:\/\/www.intel.com\/research\/platform\/terascale\/teraflops.htm."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095408.1095421"},{"key":"e_1_3_2_1_4_1","first-page":"19","volume-title":"Proceedings of the 1980 International Conference on Parallel Processing","author":"Lundstrom S. F.","year":"1980","unstructured":"S. F. Lundstrom and G. H. Barnes . A controllable MIMD architectures . In Proceedings of the 1980 International Conference on Parallel Processing , pages 19 -- 27 , St. Charles, IL , August 1980 . S. F. Lundstrom and G. H. Barnes. A controllable MIMD architectures. In Proceedings of the 1980 International Conference on Parallel Processing, pages 19--27, St. Charles, IL, August 1980."},{"key":"e_1_3_2_1_5_1","volume-title":"CFP2000","author":"SPEC","year":"2000","unstructured":"SPEC CFP2000 . http:\/\/www.spec.org\/cpu 2000 \/CFP2000. SPEC CFP2000. http:\/\/www.spec.org\/cpu2000\/CFP2000."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/233561.233568"},{"key":"e_1_3_2_1_8_1","first-page":"519","volume-title":"Proceedings of the 1986 International Conference on Parallel Processing","author":"Polychronopoulos C.","year":"1986","unstructured":"C. Polychronopoulos , D. J. Kuck , and D. A. Padua . Execution of parallel loops on parallel processor systems . In Proceedings of the 1986 International Conference on Parallel Processing , pages 519 -- 527 , August 1986 . C. Polychronopoulos, D. J. Kuck, and D. A. Padua. Execution of parallel loops on parallel processor systems. In Proceedings of the 1986 International Conference on Parallel Processing, pages 519--527, August 1986."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.149964"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148109.1148117"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065962"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/11532378_9"},{"key":"e_1_3_2_1_13_1","volume-title":"High Performance Compilers for Parallel Computing","author":"Wolfe M. J.","year":"1996","unstructured":"M. J. Wolfe . High Performance Compilers for Parallel Computing . Addison-Wesley , Redwood City, CA , 1996 . M. J. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley, Redwood City, CA, 1996."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.6"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263657"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.805152"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378859"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2003.09.004"},{"key":"e_1_3_2_1_19_1","first-page":"235","volume-title":"Proceedings of the 1987 International Conference on Parallel Processing","author":"Polychronopoulos C.","year":"1987","unstructured":"C. Polychronopoulos . Loop coalescing : A compiler transformation for parallel machines . In Proceedings of the 1987 International Conference on Parallel Processing , pages 235 -- 242 , August 1987 . C. Polychronopoulos. Loop coalescing: A compiler transformation for parallel machines. In Proceedings of the 1987 International Conference on Parallel Processing, pages 235--242, August 1987."},{"key":"e_1_3_2_1_20_1","volume-title":"CINT2006","author":"SPEC","year":"2006","unstructured":"SPEC CINT2006 . http:\/\/www.spec.org\/cpu 2006 \/CINT2006. SPEC CINT2006. http:\/\/www.spec.org\/cpu2006\/CINT2006."},{"key":"e_1_3_2_1_21_1","volume-title":"CFP2006","author":"SPEC","year":"2006","unstructured":"SPEC CFP2006 . http:\/\/www.spec.org\/cpu 2006 \/CFP2006. SPEC CFP2006. http:\/\/www.spec.org\/cpu2006\/CFP2006."},{"key":"e_1_3_2_1_22_1","unstructured":"Intel\u00ae VTune#8482; Performance Analyzer 8.0.1 for Windows. http:\/\/www.intel.com\/cd\/software\/products\/asmo-na\/eng\/vtune\/219898.htm.  Intel\u00ae VTune#8482; Performance Analyzer 8.0.1 for Windows. http:\/\/www.intel.com\/cd\/software\/products\/asmo-na\/eng\/vtune\/219898.htm."},{"key":"e_1_3_2_1_23_1","volume-title":"Computer Architecture A Quantitative Approach","author":"Hennessy J.","year":"1990","unstructured":"J. Hennessy and D. Patterson . Computer Architecture A Quantitative Approach . Morgan Kaufmann Publishers , San Mateo, CA , 1990 . J. Hennessy and D. Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann Publishers, San Mateo, CA, 1990."},{"key":"e_1_3_2_1_24_1","unstructured":"OpenMP Specification version 2.5. http:\/\/www.openmp.org\/drupal\/mp-documents\/spec25.pdf.  OpenMP Specification version 2.5. http:\/\/www.openmp.org\/drupal\/mp-documents\/spec25.pdf."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/143369.143426"},{"key":"e_1_3_2_1_26_1","unstructured":"E. W. Weisstein. Abel's impossibility theorem. from mathworld--a wolfram web resource. http:\/\/mathworld.wolfram.com\/AbelsImpossibilityTheorem.html.  E. W. Weisstein. Abel's impossibility theorem. from mathworld--a wolfram web resource. http:\/\/mathworld.wolfram.com\/AbelsImpossibilityTheorem.html."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/7902.7904"},{"key":"e_1_3_2_1_28_1","volume-title":"December","author":"Wolfe M. J.","year":"1987","unstructured":"M. J. Wolfe . Iteration space tiling for memory hierarchies , December 1987 . M. J. Wolfe. Iteration space tiling for memory hierarchies, December 1987."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.97902"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/243846.243895"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155119"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178252"},{"key":"e_1_3_2_1_34_1","unstructured":"Intel\u00ae Compilers for Linux. http:\/\/www.intel.com\/cd\/software\/products\/asmo-na\/eng\/compilers\/284264.htm.  Intel\u00ae Compilers for Linux. http:\/\/www.intel.com\/cd\/software\/products\/asmo-na\/eng\/compilers\/284264.htm."},{"key":"e_1_3_2_1_35_1","first-page":"129","volume-title":"Proceedings of the 1984 International Conference on Parallel Processing","author":"Kuck D.","year":"1984","unstructured":"D. Kuck , A. H. Sameh , R. Cytron , A. Veidenbaum , C. D. Polychronopoulos , G. Lee , T. McDaniel , B. R. Leasure , C. Beckman , J. R. B Davies , and C. P. Kruskal . The effects of program restructuring, algorithm change and architecture choice on program performance . In Proceedings of the 1984 International Conference on Parallel Processing , pages 129 -- 138 , August 1984 . D. Kuck, A. H. Sameh, R. Cytron, A. Veidenbaum, C. D. Polychronopoulos, G. Lee, T. McDaniel, B. R. Leasure, C. Beckman, J. R. B Davies, and C. P. Kruskal. The effects of program restructuring, algorithm change and architecture choice on program performance. In Proceedings of the 1984 International Conference on Parallel Processing, pages 129--138, August 1984."},{"key":"e_1_3_2_1_36_1","volume-title":"The MIT Press","author":"Wolfe M. J.","year":"1989","unstructured":"M. J. Wolfe . Optimizing Supercompilers for Supercomputers . The MIT Press , Cambridge, MA , 1989 . M. J. Wolfe. Optimizing Supercompilers for Supercomputers. The MIT Press, Cambridge, MA, 1989."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/109025.109079"},{"key":"e_1_3_2_1_39_1","volume-title":"Proceedings of the 1991 ACM International Conference on Supercomputing","author":"Sheu J.","year":"1991","unstructured":"J. Sheu and T. Thai . Partitioning and mapping nested for-loops on multiprocessor systems . In Proceedings of the 1991 ACM International Conference on Supercomputing , Cologne, Germany , June 1991 . J. Sheu and T. Thai. Partitioning and mapping nested for-loops on multiprocessor systems. In Proceedings of the 1991 ACM International Conference on Supercomputing, Cologne, Germany, June 1991."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01245404"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/850941.852932"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/54331.54332"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/859580.859581"},{"key":"e_1_3_2_1_44_1","unstructured":"E. Pegg. T. Rowland and E. W. Weisstein. Cayley graph. from mathworld--a wolfram web resource. http:\/\/mathworld.wolfram.com\/CayleyGraph.html.  E. Pegg. T. Rowland and E. W. Weisstein. Cayley graph. from mathworld--a wolfram web resource. http:\/\/mathworld.wolfram.com\/CayleyGraph.html."},{"key":"e_1_3_2_1_45_1","volume-title":"Fourth International Workshop","author":"Ferrante J.","year":"1991","unstructured":"J. Ferrante , V. Sarkar , and W. Thrash . On estimating and enhancing cache effectiveness. In U. Banerjee, D. Gelernter, A. Nicolau, and D. Padua, editors, Languages and Compilers for Parallel Computing , Fourth International Workshop , Santa Clara, CA , August 1991 . Springer-Verlag. J. Ferrante, V. Sarkar, and W. Thrash. On estimating and enhancing cache effectiveness. In U. Banerjee, D. Gelernter, A. Nicolau, and D. Padua, editors, Languages and Compilers for Parallel Computing, Fourth International Workshop, Santa Clara, CA, August 1991. Springer-Verlag."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183047"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/346023.346042"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258924"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69330-7_23"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250777"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.5555\/645671.665396"}],"event":{"name":"SYSTOR '09: Proceedings of the 2009 Israeli Experimental Systems Conference","sponsor":["Hebrew University of Jerusalem","Melanox Technologies","IBM IBM"],"location":"Haifa Israel","acronym":"SYSTOR '09"},"container-title":["Proceedings of SYSTOR 2009: The Israeli Experimental Systems Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1534530.1534551","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1534530.1534551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:44Z","timestamp":1750253384000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1534530.1534551"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,4]]},"references-count":49,"alternative-id":["10.1145\/1534530.1534551","10.1145\/1534530"],"URL":"https:\/\/doi.org\/10.1145\/1534530.1534551","relation":{},"subject":[],"published":{"date-parts":[[2009,5,4]]},"assertion":[{"value":"2009-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}