{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:12Z","timestamp":1763467932089,"version":"3.41.0"},"reference-count":22,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2009,6,1]],"date-time":"2009-06-01T00:00:00Z","timestamp":1243814400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/C549481\/1"],"award-info":[{"award-number":["EP\/C549481\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2009,6]]},"abstract":"<jats:p>This article proposes a Built-In Self-Test (BIST) method to accurately measure the combinatorial circuit delays on an FPGA. The flexibility of the on-chip clock generation capability found in modern FPGAs is employed to step through a range of frequencies until timing failure in the combinatorial circuit is detected. In this way, the delay of any combinatorial circuit can be determined with a timing resolution of the order of picoseconds. Parallel and optimized implementations of the method for self-characterization of the delay of all the LUTs on an FPGA are also proposed. The method was applied to Altera Cyclone II and III FPGAs . A complete self-characterization of LUTs on a Cyclone II was achieved in 2.5 seconds, utilizing only 13kbit of block RAM to store the results. More extensive tests were carried out on the Cyclone III and the delays of adder circuits and embedded multiplier blocks were successfully measured. This self-measurement method paves the way for matching timing requirements in designs to FPGAs as a means of combating the problem of process variations.<\/jats:p>","DOI":"10.1145\/1534916.1534920","type":"journal-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T12:58:25Z","timestamp":1245157105000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":54,"title":["Self-Measurement of Combinatorial Circuit Delays in FPGAs"],"prefix":"10.1145","volume":"2","author":[{"given":"Justin S. J.","family":"Wong","sequence":"first","affiliation":[{"name":"Imperial College London"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pete","family":"Sedcole","sequence":"additional","affiliation":[{"name":"Imperial College London"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[{"name":"Imperial College London"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,6]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025126030727"},{"volume-title":"Cyclone III Device Handbook","author":"Altera Corp. 2008.","key":"e_1_2_1_2_1","unstructured":"Altera Corp. 2008. Cyclone III Device Handbook , Volume 1 . Altera Corporation . Altera Corp. 2008. Cyclone III Device Handbook, Volume 1. Altera Corporation."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20070112"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the International Test Conference","author":"Chan A.","year":"2001","unstructured":"Chan , A. and Roberts , G . 2001. A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line . In Proceedings of the International Test Conference 2001 . 858--867. Chan, A. and Roberts, G. 2001. A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line. In Proceedings of the International Test Conference 2001. 858--867."},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). 44--49","author":"Cheng L.","key":"e_1_2_1_5_1","unstructured":"Cheng , L. , Xiong , J. , He , L. , and Hutton , M . 2006. FPGA performance optimization via chipwise placement considering process variations . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). 44--49 . Cheng, L., Xiong, J., He, L., and Hutton, M. 2006. FPGA performance optimization via chipwise placement considering process variations. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). 44--49."},{"volume-title":"Proceedings of the 2nd IEEE International Workshop on Electronic Design, Test and Applications (DELTA\u201904)","author":"Girard P.","key":"e_1_2_1_6_1","unstructured":"Girard , P. , Heron , O. , Pravossoudovitch , S. , and Renovell , M . 2004. High quality TPG for delay faults in look-up tables of FPGAs . In Proceedings of the 2nd IEEE International Workshop on Electronic Design, Test and Applications (DELTA\u201904) . 83--88. Girard, P., Heron, O., Pravossoudovitch, S., and Renovell, M. 2004. High quality TPG for delay faults in look-up tables of FPGAs. In Proceedings of the 2nd IEEE International Workshop on Electronic Design, Test and Applications (DELTA\u201904). 83--88."},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 524--530","author":"Hargreaves B.","key":"e_1_2_1_7_1","unstructured":"Hargreaves , B. , Hult , H. , and Reda , S . 2008. Within-Die process variations: How accurately can they be statistically modeled? In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 524--530 . Hargreaves, B., Hult, H., and Reda, S. 2008. Within-Die process variations: How accurately can they be statistically modeled? In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 524--530."},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 601--604","author":"Katsuki K.","key":"e_1_2_1_8_1","unstructured":"Katsuki , K. , Kotani , M. , Kobayashi , K. , and Onodera , H . 2005. A yield and speed enhancement scheme under within-die variations on 90nm LUT array . In Proceedings of the IEEE Custom Integrated Circuits Conference. 601--604 . Katsuki, K., Kotani, M., Kobayashi, K., and Onodera, H. 2005. A yield and speed enhancement scheme under within-die variations on 90nm LUT array. In Proceedings of the IEEE Custom Integrated Circuits Conference. 601--604."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.831934"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216948"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855955"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"volume-title":"Proceedings of the 29th ACM\/IEEE Design Automation Conference. 177--181","author":"Pomeranz I.","key":"e_1_2_1_13_1","unstructured":"Pomeranz , I. and Reddy , S . 1992. At-Speed delay testing of synchronous sequential circuits . In Proceedings of the 29th ACM\/IEEE Design Automation Conference. 177--181 . Pomeranz, I. and Reddy, S. 1992. At-Speed delay testing of synchronous sequential circuits. In Proceedings of the 29th ACM\/IEEE Design Automation Conference. 177--181."},{"volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology. 97--104","author":"Sedcole P.","key":"e_1_2_1_14_1","unstructured":"Sedcole , P. and Cheung , P. Y. K. 2006. Within-Die delay variability in 90nm FPGAs and beyond . In Proceedings of the IEEE International Conference on Field-Programmable Technology. 97--104 . Sedcole, P. and Cheung, P. Y. K. 2006. Within-Die delay variability in 90nm FPGAs and beyond. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 97--104."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216949"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1371579.1371582"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.48"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/19.863942"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882503"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.5"},{"volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology. 245--251","author":"Wong J. S. J.","key":"e_1_2_1_21_1","unstructured":"Wong , J. S. J. , Sedcole , P. , and Cheung , P. Y. K. 2007. Self-Characterization of combinatorial circuit delays in FPGAs . In Proceedings of the IEEE International Conference on Field-Programmable Technology. 245--251 . Wong, J. S. J., Sedcole, P., and Cheung, P. Y. K. 2007. Self-Characterization of combinatorial circuit delays in FPGAs. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 245--251."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123011"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1534916.1534920","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1534916.1534920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:06Z","timestamp":1750278366000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1534916.1534920"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6]]},"references-count":22,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,6]]}},"alternative-id":["10.1145\/1534916.1534920"],"URL":"https:\/\/doi.org\/10.1145\/1534916.1534920","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2009,6]]},"assertion":[{"value":"2008-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}