{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T19:28:08Z","timestamp":1765826888212,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,8]],"date-time":"2009-06-08T00:00:00Z","timestamp":1244419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,8]]},"DOI":"10.1145\/1542275.1542286","type":"proceedings-article","created":{"date-parts":[[2009,6,9]],"date-time":"2009-06-09T12:44:24Z","timestamp":1244551464000},"page":"36-45","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["DBDB"],"prefix":"10.1145","author":[{"given":"Tao","family":"Liu","sequence":"first","affiliation":[{"name":"IBM China Research Laboratory, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haibo","family":"Lin","sequence":"additional","affiliation":[{"name":"IBM China Research Laboratory, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Chen","sequence":"additional","affiliation":[{"name":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John Kevin","family":"O'Brien","sequence":"additional","affiliation":[{"name":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ling","family":"Shao","sequence":"additional","affiliation":[{"name":"IBM China Research Laboratory, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859332"},{"key":"e_1_3_2_1_2_1","first-page":"184","article-title":"The design and implementation of a first-generation Cell processor","author":"Pham D.","year":"2005","unstructured":"D. Pham , S. Asano , M. Bolliger ., \" The design and implementation of a first-generation Cell processor ,\" in Proc. of IEEE International Solid-State Circuits Conference , 2005 , pp. 184 -- 592 Vol. 1. D. Pham, S. Asano, M. Bolliger et al., \"The design and implementation of a first-generation Cell processor,\" in Proc. of IEEE International Solid-State Circuits Conference, 2005, pp. 184--592 Vol. 1.","journal-title":"Proc. of IEEE International Solid-State Circuits Conference"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377799"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.451.0059"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375570"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128023"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.13"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.25"},{"key":"e_1_3_2_1_11_1","first-page":"101","volume-title":"Dally et al., \"Stream scheduling,\" in Proc. of the 3rd Workshop on Media and Streaming Processors","author":"Kapasi U. J.","year":"2001","unstructured":"U. J. Kapasi , P. Mattson , W. J. Dally et al., \"Stream scheduling,\" in Proc. of the 3rd Workshop on Media and Streaming Processors , 2001 , pp. 101 -- 106 . U. J. Kapasi, P. Mattson, W. J. Dally et al., \"Stream scheduling,\" in Proc. of the 3rd Workshop on Media and Streaming Processors, 2001, pp. 101--106."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504197"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188543"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229477"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007554715418"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356079"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582090"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195575"},{"key":"e_1_3_2_1_20_1","first-page":"135","volume-title":"Flexcache: A framework for exible compiler generated data caching,\" in Revised Papers from the Second International Workshop on Intelligent Memory Systems (IMS'00)","author":"Moritz C. A.","year":"2001","unstructured":"C. A. Moritz , M. Frank , and S. P. Amarasinghe , \" Flexcache: A framework for exible compiler generated data caching,\" in Revised Papers from the Second International Workshop on Intelligent Memory Systems (IMS'00) . London, UK : Springer-Verlag , 2001 , pp. 135 -- 146 . C. A. Moritz, M. Frank, and S. P. Amarasinghe, \"Flexcache: A framework for exible compiler generated data caching,\" in Revised Papers from the Second International Workshop on Intelligent Memory Systems (IMS'00). London, UK: Springer-Verlag, 2001, pp. 135--146."},{"key":"e_1_3_2_1_21_1","first-page":"274","volume-title":"USA: IEEE Computer Society","author":"Unsal O. S.","year":"2001","unstructured":"O. S. Unsal , R. Ashok , I. Koren et al., \"Cool-cache for hot multimedia,\" in Proceedings of the 34th annual ACM\/IEEE international symposium on Microarchitecture (MICRO34). Washington, DC , USA: IEEE Computer Society , 2001 , pp. 274 -- 283 . O. S. Unsal, R. Ashok, I. Koren et al., \"Cool-cache for hot multimedia,\" in Proceedings of the 34th annual ACM\/IEEE international symposium on Microarchitecture (MICRO34). Washington, DC, USA: IEEE Computer Society, 2001, pp. 274--283."},{"key":"e_1_3_2_1_22_1","unstructured":"J. Balart M. Gonzalez X. Martorell et al. \"A novel asynchronous software cache implementation for the cell-be processor \" in Proc. of the 20th International Workshop on Languages and Compilers for Parallel Computing (LCPC'07) 2007.  J. Balart M. Gonzalez X. Martorell et al. \"A novel asynchronous software cache implementation for the cell-be processor \" in Proc. of the 20th International Workshop on Languages and Compilers for Parallel Computing (LCPC'07) 2007."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454157"},{"key":"e_1_3_2_1_24_1","volume-title":"Design and implementation of software-managed caches for multicores with local memory,\" in Proc. of the 15th International Symposium on High-Performance Computer Architecture (HPCA'09)","author":"Seo S.","year":"2009","unstructured":"S. Seo , J. Lee , and Z. Sura , \" Design and implementation of software-managed caches for multicores with local memory,\" in Proc. of the 15th International Symposium on High-Performance Computer Architecture (HPCA'09) , 2009 . S. Seo, J. Lee, and Z. Sura, \"Design and implementation of software-managed caches for multicores with local memory,\" in Proc. of the 15th International Symposium on High-Performance Computer Architecture (HPCA'09), 2009."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454156"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"e_1_3_2_1_27_1","first-page":"314","volume-title":"of the International Workshop on Languages and Compilers for Parallel Computing (LCPC'06)","author":"Chen T.","year":"2006","unstructured":"T. Chen , Z. Sura , K. O'Brien , and K. O'Brien , \"Optimizing the use of static buffers for DMA on a CELL chip,\" in Proc. of the International Workshop on Languages and Compilers for Parallel Computing (LCPC'06) . Springer Berlin , 2006 , pp. 314 -- 329 . T. Chen, Z. Sura, K. O'Brien, and K. O'Brien, \"Optimizing the use of static buffers for DMA on a CELL chip,\" in Proc. of the International Workshop on Languages and Compilers for Parallel Computing (LCPC'06). Springer Berlin, 2006, pp. 314--329."}],"event":{"name":"ICS '09: International Conference on Supercomputing","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Yorktown Heights NY USA","acronym":"ICS '09"},"container-title":["Proceedings of the 23rd international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542275.1542286","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1542275.1542286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:08Z","timestamp":1750253408000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542275.1542286"}},"subtitle":["optimizing DMATransfer for the cell be architecture"],"short-title":[],"issued":{"date-parts":[[2009,6,8]]},"references-count":25,"alternative-id":["10.1145\/1542275.1542286","10.1145\/1542275"],"URL":"https:\/\/doi.org\/10.1145\/1542275.1542286","relation":{},"subject":[],"published":{"date-parts":[[2009,6,8]]},"assertion":[{"value":"2009-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}