{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:09Z","timestamp":1750307709343,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,8]],"date-time":"2009-06-08T00:00:00Z","timestamp":1244419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,8]]},"DOI":"10.1145\/1542275.1542289","type":"proceedings-article","created":{"date-parts":[[2009,6,9]],"date-time":"2009-06-09T12:44:24Z","timestamp":1244551464000},"page":"56-67","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Dynamic cache clustering for chip multiprocessors"],"prefix":"10.1145","author":[{"given":"Mohammad","family":"Hammoud","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangyeun","family":"Cho","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,6,8]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/MICRO.2006.10"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/MICRO.2004.21"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_3_2_1_4_1","volume-title":"Dec.","author":"Chishti A.","year":"2003","unstructured":"A. Chishti , M. D. Powell , and T. N. Vijaykumar . \" Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures,\" MICRO , Dec. 2003 . A. Chishti, M. D. Powell, and T. N. Vijaykumar. \"Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures,\" MICRO, Dec. 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/ISCA.2005.39"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_7_1","volume-title":"Jan.","author":"Held J.","year":"2006","unstructured":"J. Held , J Bautista , and S. Koehl . \" From a Few Cores to Many: A Tera-scale Computing Research Overview,\" White Paper. Research at Intel , Jan. 2006 . J. Held, J Bautista, and S. Koehl. \"From a Few Cores to Many: A Tera-scale Computing Research Overview,\" White Paper. Research at Intel, Jan. 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_3_2_1_9_1","volume-title":"Feb.","author":"Johnson T.","year":"2007","unstructured":"T. Johnson and U. Nawathe . \" An 8-core, 64-thread, 64-bit Power Efficient SPARC SoC,\" IEEE ISSCC , Feb. 2007 . T. Johnson and U. Nawathe. \"An 8-core, 64-thread, 64-bit Power Efficient SPARC SoC,\" IEEE ISSCC, Feb. 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/605397.605420"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/HPCA.2004.10017"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/74925.74944"},{"doi-asserted-by":"crossref","unstructured":"R. Mullins A. West and S. Moore \"Low-Latency Virtual-Channel Routers for On-chip Networks \" ISCA pp. 188--197 June 2004.   R. Mullins A. West and S. Moore \"Low-Latency Virtual-Channel Routers for On-chip Networks \" ISCA pp. 188--197 June 2004.","key":"e_1_3_2_1_13_1","DOI":"10.1145\/1028176.1006717"},{"key":"e_1_3_2_1_14_1","volume-title":"The Impact of Shared-Cache Clustering In Small-Scale Shared-Memory Multiprocessors,\" HPCA","author":"Nayfeh B. A.","year":"1996","unstructured":"B. A. Nayfeh , K. Olukotun , and J. P. Singh . \" The Impact of Shared-Cache Clustering In Small-Scale Shared-Memory Multiprocessors,\" HPCA , 1996 . B. A. Nayfeh, K. Olukotun, and J. P. Singh. \"The Impact of Shared-Cache Clustering In Small-Scale Shared-Memory Multiprocessors,\" HPCA, 1996."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/MICRO.2005.7"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/MICRO.2006.49"},{"unstructured":"A. Ros M. E. Acacio and J. M. Garc\u00eda \"Scalable Directory Organization for Tiled CMP Architectures \" ICCD July 2008.  A. Ros M. E. Acacio and J. M. Garc\u00eda \"Scalable Directory Organization for Tiled CMP Architectures \" ICCD July 2008.","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","first-page":"21","author":"Stolt B.","year":"2008","unstructured":"B. Stolt , Y. Mittlefehldt , S. Dubey , G. Mittal , M. Lee , J. Friedrich , and E. Fluhr . \"Design and Implementation of the POWER6 Microprocessor,\" Solid State Circuits. IEEE Journal. , pp. 21 -- 28 , Jan. 2008 . B. Stolt, Y. Mittlefehldt, S. Dubey, G. Mittal, M. Lee, J. Friedrich, and E. Fluhr. \"Design and Implementation of the POWER6 Microprocessor,\" Solid State Circuits. IEEE Journal., pp. 21--28, Jan. 2008.","journal-title":"IEEE Journal."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/ISCA.2005.8"},{"unstructured":"Standard Performance Evaluation Corporation. http:\/\/www.specbench.org.  Standard Performance Evaluation Corporation. http:\/\/www.specbench.org.","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","volume-title":"Feb","author":"Vangal S.","year":"2007","unstructured":"S. Vangal , J. Howard , G. Ruhl , S. Dighe , H. Wilson , J. Tschanz , D. Finan , P. Iyer , A. Singh , T. Jacob , S. Jain , S. Venkataraman , Y. Hoskote , and N. Borkar . \" An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS,\" ISSCC , Feb 2007 . S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. \"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS,\" ISSCC, Feb 2007."},{"unstructured":"Virtutech AB. Simics Full System Simulator \"http:\/\/www.simics.com\/\"  Virtutech AB. Simics Full System Simulator \"http:\/\/www.simics.com\/\"","key":"e_1_3_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/225830.223990"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1109\/ISCA.2005.53"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"acronym":"ICS '09","name":"ICS '09: International Conference on Supercomputing","location":"Yorktown Heights NY USA"},"container-title":["Proceedings of the 23rd international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542275.1542289","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1542275.1542289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:08Z","timestamp":1750253408000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542275.1542289"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,8]]},"references-count":24,"alternative-id":["10.1145\/1542275.1542289","10.1145\/1542275"],"URL":"https:\/\/doi.org\/10.1145\/1542275.1542289","relation":{},"subject":[],"published":{"date-parts":[[2009,6,8]]},"assertion":[{"value":"2009-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}