{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:09Z","timestamp":1750307709623,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,8]],"date-time":"2009-06-08T00:00:00Z","timestamp":1244419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,8]]},"DOI":"10.1145\/1542275.1542315","type":"proceedings-article","created":{"date-parts":[[2009,6,9]],"date-time":"2009-06-09T12:44:24Z","timestamp":1244551464000},"page":"266-275","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Creating artificial global history to improve branch prediction accuracy"],"prefix":"10.1145","author":[{"given":"Leo","family":"Porter","sequence":"first","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International Conference on Parallel Architectures and Compilation Techniques","author":"Chang P.-Y.","year":"1996","unstructured":"P.-Y. Chang , M. Evers , and Y. Patt . Improving branch prediction accuracy by reducing pattern history table interference . In International Conference on Parallel Architectures and Compilation Techniques , Oct 1996 . P.-Y. Chang, M. Evers, and Y. Patt. Improving branch prediction accuracy by reducing pattern history table interference. In International Conference on Parallel Architectures and Compilation Techniques, Oct 1996."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/237090.237171"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1346281.1346298"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.5555\/290940.290962"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/279358.279368"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1007\/11512622_19"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.5555\/266800.266802"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/571637.571639"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/279358.279379"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.5555\/266800.266801"},{"key":"e_1_3_2_1_11_1","volume-title":"The 1st JILP Championship Branch Competition (CBP-1)","author":"Loh G.","year":"2004","unstructured":"G. Loh . The frankenpredictor . In The 1st JILP Championship Branch Competition (CBP-1) , 2004 . G. Loh. The frankenpredictor. In The 1st JILP Championship Branch Competition (CBP-1), 2004."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/PACT.2005.6"},{"key":"e_1_3_2_1_13_1","volume-title":"DEC Western Research Laboratory","author":"McFarling S.","year":"1993","unstructured":"S. McFarling . Combining branch predictors. In DEC WRL Technical Note TN-36 . DEC Western Research Laboratory , 1993 . S. McFarling. Combining branch predictors. In DEC WRL Technical Note TN-36. DEC Western Research Laboratory, 1993."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/143371.143490"},{"key":"e_1_3_2_1_15_1","volume-title":"Sixth International Symposium on High-Performance Computer Architecture","author":"Patil H.","year":"2000","unstructured":"H. Patil and J. Emer . Combining static and dynamic branch prediction to reduce destructive aliasing . In Sixth International Symposium on High-Performance Computer Architecture , 2000 . H. Patil and J. Emer. Combining static and dynamic branch prediction to reduce destructive aliasing. In Sixth International Symposium on High-Performance Computer Architecture, 2000."},{"key":"e_1_3_2_1_16_1","volume-title":"3rd International Conference on High Performance and Embedded Architectures and Compilers","author":"Moustakas A.","year":"2008","unstructured":". Sazeides, A. Moustakas , K. Constantinides , and M. Kleanthous . The significance of affectors and affectees correlations for branch prediction . In 3rd International Conference on High Performance and Embedded Architectures and Compilers , 2008 . . Sazeides, A. Moustakas, K. Constantinides, and M. Kleanthous. The significance of affectors and affectees correlations for branch prediction. In 3rd International Conference on High Performance and Embedded Architectures and Compilers, 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/ISCA.2005.13"},{"key":"e_1_3_2_1_18_1","volume":"9","author":"Seznec A.","year":"2007","unstructured":"A. Seznec . The l-tage branch predictor. In Journal of Instruction-Level Parallelism , vol. 9 , May 2007 . A. Seznec. The l-tage branch predictor. In Journal of Instruction-Level Parallelism, vol. 9, May 2007.","journal-title":"Journal of Instruction-Level Parallelism"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.5555\/545215.545249"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/605397.605403"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/285930.285980"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/291006.291042"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.5555\/846213.846557"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/859618.859655"},{"key":"e_1_3_2_1_26_1","volume-title":"In 22nd Annual Computer Measurement Group Conference","author":"Tullsen D.","year":"1996","unstructured":"D. Tullsen . Simulation and modeling of a simultaneous multithreading processor . In In 22nd Annual Computer Measurement Group Conference , December 1996 . D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In In 22nd Annual Computer Measurement Group Conference, December 1996."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1145\/165123.165161"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"acronym":"ICS '09","name":"ICS '09: International Conference on Supercomputing","location":"Yorktown Heights NY USA"},"container-title":["Proceedings of the 23rd international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542275.1542315","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1542275.1542315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:08Z","timestamp":1750253408000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542275.1542315"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,8]]},"references-count":26,"alternative-id":["10.1145\/1542275.1542315","10.1145\/1542275"],"URL":"https:\/\/doi.org\/10.1145\/1542275.1542315","relation":{},"subject":[],"published":{"date-parts":[[2009,6,8]]},"assertion":[{"value":"2009-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}