{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:09Z","timestamp":1750307709979,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,8]],"date-time":"2009-06-08T00:00:00Z","timestamp":1244419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,8]]},"DOI":"10.1145\/1542275.1542346","type":"proceedings-article","created":{"date-parts":[[2009,6,9]],"date-time":"2009-06-09T12:44:24Z","timestamp":1244551464000},"page":"493-494","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Cancellation of loads that return zero using zero-value caches"],"prefix":"10.1145","author":[{"given":"Mafijul Md","family":"Islam","sequence":"first","affiliation":[{"name":"Chalmers University of Technology, Goteborg, Sweden"}]},{"given":"Sally A","family":"McKee","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, Goteborg, Sweden"}]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, Goteborg, Sweden"}]}],"member":"320","published-online":{"date-parts":[[2009,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"212","author":"Alameldeen A. R.","year":"2004","unstructured":"A. R. Alameldeen and D. A. Wood , \"Adaptive Cache Compression for High-Performance Processors,\" In Proc. ISCA-31 , pp. 212 -- 223 , 2004 . A. R. Alameldeen and D. A. Wood, \"Adaptive Cache Compression for High-Performance Processors,\" In Proc. ISCA-31, pp. 212--223, 2004.","journal-title":"\"Adaptive Cache Compression for High-Performance Processors,\" In Proc. ISCA-31"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1509084.1509087"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379258"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581894"},{"key":"e_1_3_2_1_8_1","volume-title":"MICRO-35","author":"Yang J.","year":"2002","unstructured":"J. Yang and R. Gupta , \" Energy Efficient Frequent Value Data Cache Design,\" In Proc . MICRO-35 , 2002 . J. Yang and R. Gupta, \"Energy Efficient Frequent Value Data Cache Design,\" In Proc. MICRO-35, 2002."}],"event":{"name":"ICS '09: International Conference on Supercomputing","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Yorktown Heights NY USA","acronym":"ICS '09"},"container-title":["Proceedings of the 23rd international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542275.1542346","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1542275.1542346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:08Z","timestamp":1750253408000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542275.1542346"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,8]]},"references-count":6,"alternative-id":["10.1145\/1542275.1542346","10.1145\/1542275"],"URL":"https:\/\/doi.org\/10.1145\/1542275.1542346","relation":{},"subject":[],"published":{"date-parts":[[2009,6,8]]},"assertion":[{"value":"2009-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}