{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:22Z","timestamp":1772163922070,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,19]],"date-time":"2009-06-19T00:00:00Z","timestamp":1245369600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,19]]},"DOI":"10.1145\/1542452.1542469","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"119-128","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)"],"prefix":"10.1145","author":[{"given":"Stephen Roderick","family":"Hines","sequence":"first","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuval","family":"Peress","sequence":"additional","affiliation":[{"name":"Florida State University, Tallahassee, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Gavin","sequence":"additional","affiliation":[{"name":"Florida State University, Tallahassee, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Whalley","sequence":"additional","affiliation":[{"name":"Florida State University, Tallahassee, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gary","family":"Tyson","sequence":"additional","affiliation":[{"name":"Florida State University, Tallahassee, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822801"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383088"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902264"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54023"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859647"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.707617"},{"key":"e_1_3_2_1_9_1","first-page":"2","volume":"20","author":"Gindele J.","year":"1977","unstructured":"Gindele , J. Buffer block prefetching method. IBM Tech Disclosure Bulletin 20 , 2 ( July 1977 ), 696--697. Gindele, J. Buffer block prefetching method. IBM Tech Disclosure Bulletin 20, 2 (July 1977), 696--697.","journal-title":"IBM Tech Disclosure Bulletin"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.18"},{"key":"e_1_3_2_1_12_1","first-page":"442","volume-title":"Proceedings of the International Conference on Computer Design (September","author":"Hu Z.","year":"2002","unstructured":"Hu , Z. , Juang , P. , Skadron , K. , Clark , D. , and Martonosi , M . Applying decay strategies to branch predictors for leakage energy savings . In Proceedings of the International Conference on Computer Design (September 2002 ), pp. 442 -- 445 . Hu, Z., Juang, P., Skadron, K., Clark, D., and Martonosi, M. Applying decay strategies to branch predictors for leakage energy savings. In Proceedings of the International Conference on Computer Design (September 2002), pp. 442--445."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.822560"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313944"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279377"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume":"9","author":"Montanaro J.","year":"1997","unstructured":"Montanaro , J. , Witek , R. T. , Anne , K. , Black , A. J. , Cooper , E. M. , Dobberpuhl , D. W. , Donahue , P. M. , Eno , J. , Hoeppner , G. W. , Kruckemyer , D. , Lee , T. H. , Lin , P. C. M. , Madden , L. , Murray , D. , Pearce , M. H. , Santhanam , S. , Snyder , K. J. , Stephany , R. , and Thierauf , S. C. A 160-mhz, 32-b, 0.5-W CMOS RISC microprocessor. Digital Tech. J. 9 , 1 ( 1997 ), 49--62. Montanaro, J., Witek, R. T., Anne, K., Black, A. J., Cooper, E. M., Dobberpuhl, D. W., Donahue, P. M., Eno, J., Hoeppner, G. W., Kruckemyer, D., Lee, T. H., Lin, P. C. M., Madden, L., Murray, D., Pearce, M. H., Santhanam, S., Snyder, K. J., Stephany, R., and Thierauf, S. C. A 160-mhz, 32-b, 0.5-W CMOS RISC microprocessor. Digital Tech. J. 9, 1 (1997), 49--62.","journal-title":"Digital Tech. J."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876461"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/646349.690567"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261824"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176782"}],"event":{"name":"LCTES '09: ACM SIGPLAN\/SIGBED 2009 Conference on Languages, Compilers, and Tools for Embedded Systems","location":"Dublin Ireland","acronym":"LCTES '09","sponsor":["SIGAI ACM Special Interest Group on Artificial Intelligence","SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2009 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542452.1542469","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1542452.1542469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:56Z","timestamp":1750238996000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1542452.1542469"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,19]]},"references-count":22,"alternative-id":["10.1145\/1542452.1542469","10.1145\/1542452"],"URL":"https:\/\/doi.org\/10.1145\/1542452.1542469","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1543136.1542469","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,19]]},"assertion":[{"value":"2009-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}