{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:51:25Z","timestamp":1766065885112,"version":"3.41.0"},"reference-count":33,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T00:00:00Z","timestamp":1246406400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2009,7]]},"abstract":"<jats:p>This article presents a general framework to analyze and design embedded systems minimizing the energy consumption without violating timing requirements. A set of realistic assumptions is considered in the model in order to apply the results in practical real-time applications. The processor is assumed to have as a set of discrete operating modes, each characterized by speed and power consumption. The energy overhead and the transition delay incurred during mode switches are considered. Task computation times are modeled with a part that scales with the speed and a part having a fixed duration, to take I\/O operations into account.<\/jats:p>\n          <jats:p>The proposed method allows to compute the optimal sequence of voltage\/speed changes that approximates the minimum continuous speed, which guarantees the feasibility of a given set of real-time tasks, without violating the deadline constraints. The analysis is performed both under fixed and dynamic priority assignments.<\/jats:p>","DOI":"10.1145\/1550987.1550994","type":"journal-article","created":{"date-parts":[[2009,7,28]],"date-time":"2009-07-28T12:43:55Z","timestamp":1248785035000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":48,"title":["Minimizing CPU energy in real-time systems with discrete speed management"],"prefix":"10.1145","volume":"8","author":[{"given":"Enrico","family":"Bini","sequence":"first","affiliation":[{"name":"Scuola Superiore Sant'Anna, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgio","family":"Buttazzo","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant'Anna, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Lipari","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant'Anna, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,7,24]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"crossref","unstructured":"AbouGhazaleh N. Moss\u00e9 D. Childers B. and Melhem R. 2002. Toward the placement of power management points in real-time applications. In Compilers and Operating Systems for Low-Power. Kluwer Academic Publishers Norwell MA 37--52.   AbouGhazaleh N. Moss\u00e9 D. Childers B. and Melhem R. 2002. Toward the placement of power management points in real-time applications. In Compilers and Operating Systems for Low-Power. Kluwer Academic Publishers Norwell MA 37--52.","DOI":"10.1007\/978-1-4419-9292-5_3"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2002.804967"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2006.48"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1275298"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01995675"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2005.29"},{"key":"e_1_2_1_8_1","volume-title":"Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications","author":"Buttazzo G. C.","unstructured":"Buttazzo , G. C. 2004. Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications 2 nd Ed. Springer-Verlag , Berlin, Germany . Buttazzo, G. C. 2004. Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications 2nd Ed. Springer-Verlag, Berlin, Germany.","edition":"2"},{"key":"e_1_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Chandrakasan A. P. and Brodersen R. W. 1995. Low-Power Digital CMOS Design. Kluwer Academic Publishers Norwell MA.   Chandrakasan A. P. and Brodersen R. W. 1995. Low-Power Digital CMOS Design. Kluwer Academic Publishers Norwell MA.","DOI":"10.1007\/978-1-4615-2325-3"},{"volume-title":"Proceedings of the 23rd IEEE Real-Time Systems Symposium. IEEE","author":"Feng X.","key":"e_1_2_1_10_1","unstructured":"Feng , X. and Mok , A. K . 2002. A model of hierarchical real-time virtual resources . In Proceedings of the 23rd IEEE Real-Time Systems Symposium. IEEE , Los Alamitos, CA, 26--35. Feng, X. and Mok, A. K. 2002. A model of hierarchical real-time virtual resources. In Proceedings of the 23rd IEEE Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 26--35."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRT.1993.639067"},{"volume-title":"Proceedings of the 19th IEEE Real-Time Systems Symposium. IEEE","author":"Hong I.","key":"e_1_2_1_12_1","unstructured":"Hong , I. , Qu , G. , Potkonjak , M. , and Srivastava , M. B . 1998. Synthesis techniques for low-power hard real-time systems on variable voltage processors . In Proceedings of the 19th IEEE Real-Time Systems Symposium. IEEE , Los Alamitos, CA, 178--187. Hong, I., Qu, G., Potkonjak, M., and Srivastava, M. B. 1998. Synthesis techniques for low-power hard real-time systems on variable voltage processors. In Proceedings of the 19th IEEE Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 178--187."},{"volume-title":"Proceedings of the 14th Annual ACM-SIAM Symposium on Discrete Algorithms. ACM","author":"Irani S.","key":"e_1_2_1_13_1","unstructured":"Irani , S. , Shukla , S. , and Gupta , R . 2003. Algorithms for power savings . In Proceedings of the 14th Annual ACM-SIAM Symposium on Discrete Algorithms. ACM , New York, 37--46. Irani, S., Shukla, S., and Gupta, R. 2003. Algorithms for power savings. In Proceedings of the 14th Annual ACM-SIAM Symposium on Discrete Algorithms. ACM, New York, 37--46."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280894"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013261"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337785"},{"volume-title":"Proceedings of the 10th IEEE Real-Time Systems Symposium. IEEE","author":"Lehoczky J. P.","key":"e_1_2_1_17_1","unstructured":"Lehoczky , J. P. , Sha , L. , and Ding , Y . 1989. The rate-monotonic scheduling algorithm: Exact characterization and average case behavior . In Proceedings of the 10th IEEE Real-Time Systems Symposium. IEEE , Los Alamitos, CA, 166--171. Lehoczky, J. P., Sha, L., and Ding, Y. 1989. The rate-monotonic scheduling algorithm: Exact characterization and average case behavior. In Proceedings of the 10th IEEE Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 166--171."},{"volume-title":"Proceedings of the 15th Euromicro Conference on Real-Time Systems. IEEE","author":"Lipari G.","key":"e_1_2_1_18_1","unstructured":"Lipari , G. and Bini , E . 2003. Resource partitioning among real-time applications . In Proceedings of the 15th Euromicro Conference on Real-Time Systems. IEEE , Los Alamitos, CA, 151--158. Lipari, G. and Bini, E. 2003. Resource partitioning among real-time applications. In Proceedings of the 15th Euromicro Conference on Real-Time Systems. IEEE, Los Alamitos, CA, 151--158."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"volume-title":"Proceedings of the 9th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE","author":"Liu Y.","key":"e_1_2_1_20_1","unstructured":"Liu , Y. and Mok , A. K . 2003. An integrated approach for applying dynamic voltage scaling to hard real-time systems . In Proceedings of the 9th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE , Los Alamitos, CA, 116--123. Liu, Y. and Mok, A. K. 2003. An integrated approach for applying dynamic voltage scaling to hard real-time systems. In Proceedings of the 9th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 116--123."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774679"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/502034.502044"},{"volume-title":"Proceedings of the 24th Real-Time Systems Symposium. 52--62","author":"Qadi A.","key":"e_1_2_1_23_1","unstructured":"Qadi , A. , Goddard , S. , and Farritor , S . 2003. A dynamic voltage scaling algorithm for sporadic tasks . In Proceedings of the 24th Real-Time Systems Symposium. 52--62 . Qadi, A., Goddard, S., and Farritor, S. 2003. A dynamic voltage scaling algorithm for sporadic tasks. In Proceedings of the 24th Real-Time Systems Symposium. 52--62."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2004.23"},{"key":"e_1_2_1_25_1","unstructured":"Rabaey J. M. Chandrakasan A. and Nikolic B. 2002. Digital Integrated Circuits 2nd Ed. Prentice Hall.   Rabaey J. M. Chandrakasan A. and Nikolic B. 2002. Digital Integrated Circuits 2 nd Ed. Prentice Hall."},{"volume-title":"Proceedings of the Design, Automation and Test in Europe. 506--513","author":"Richter K.","key":"e_1_2_1_26_1","unstructured":"Richter , K. and Ernst , R . 2002. Event model interfaces for heterogeneous system analysis . In Proceedings of the Design, Automation and Test in Europe. 506--513 . Richter, K. and Ernst, R. 2002. Event model interfaces for heterogeneous system analysis. In Proceedings of the Design, Automation and Test in Europe. 506--513."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00365519"},{"volume-title":"Proceedings of the 9th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE","author":"Saewong S.","key":"e_1_2_1_28_1","unstructured":"Saewong , S. and Rajkumar , R . 2003. Practical voltage-scaling for fixed-priority RT-systems . In Proceedings of the 9th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE , Los Alamitos, CA, 106--114. Saewong, S. and Rajkumar, R. 2003. Practical voltage-scaling for fixed-priority RT-systems. In Proceedings of the 9th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 106--114."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.190"},{"volume-title":"Proceedings of the 24th IEEE Real-Time Systems Symposium. IEEE","author":"Seth K.","key":"e_1_2_1_30_1","unstructured":"Seth , K. , Anantaraman , A. , Mueller , F. , and Rotenberg , E . 2003. FAST: Frequency-aware static timing analysis . In Proceedings of the 24th IEEE Real-Time Systems Symposium. IEEE , Los Alamitos, CA, 40--51. Seth, K., Anantaraman, A., Mueller, F., and Rotenberg, E. 2003. FAST: Frequency-aware static timing analysis. In Proceedings of the 24th IEEE Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 40--51."},{"volume-title":"Proceedings of the 24th Real-Time Systems Symposium. 2--13","author":"Shin I.","key":"e_1_2_1_31_1","unstructured":"Shin , I. and Lee , I . 2003. Periodic resource model for compositional real-time guarantees . In Proceedings of the 24th Real-Time Systems Symposium. 2--13 . Shin, I. and Lee, I. 2003. Periodic resource model for compositional real-time guarantees. In Proceedings of the 24th Real-Time Systems Symposium. 2--13."},{"key":"e_1_2_1_32_1","unstructured":"Tal J. and Person E. K. 1978. Pulsewidth modulated amplifier for dc servo system. DC motor and control systems. http:\/\/icat.snu.ac.kr:3333\/ww\/pdf\/ww_1993_30.pdf.  Tal J. and Person E. K. 1978. Pulsewidth modulated amplifier for dc servo system. DC motor and control systems. http:\/\/icat.snu.ac.kr:3333\/ww\/pdf\/ww_1993_30.pdf."},{"volume-title":"Proceedings of the 36th Annual Symposium on Foundations of Computer Science. 374--382","author":"Yao F.","key":"e_1_2_1_33_1","unstructured":"Yao , F. , Demers , A. , and Shenker , S . 1995. A scheduling model for reduced CPU energy . In Proceedings of the 36th Annual Symposium on Foundations of Computer Science. 374--382 . Yao, F., Demers, A., and Shenker, S. 1995. A scheduling model for reduced CPU energy. In Proceedings of the 36th Annual Symposium on Foundations of Computer Science. 374--382."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065744"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1550987.1550994","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1550987.1550994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:24Z","timestamp":1750278144000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1550987.1550994"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":33,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2009,7]]}},"alternative-id":["10.1145\/1550987.1550994"],"URL":"https:\/\/doi.org\/10.1145\/1550987.1550994","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2009,7]]},"assertion":[{"value":"2008-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-07-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}