{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T05:02:04Z","timestamp":1772168524979,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555758","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"2-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":903,"title":["Architecting phase change memory as a scalable dram alternative"],"prefix":"10.1145","author":[{"given":"Benjamin C.","family":"Lee","sequence":"first","affiliation":[{"name":"Microsoft Research, Redmond, WA, USA"}]},{"given":"Engin","family":"Ipek","sequence":"additional","affiliation":[{"name":"Microsoft Research, Redmond, WA, USA"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Doug","family":"Burger","sequence":"additional","affiliation":[{"name":"Microsoft Research, Redmond, WA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International Technology Roadmap for Semiconductors","year":"2007","unstructured":"Process integration , devices&structures . International Technology Roadmap for Semiconductors , 2007 . Process integration, devices&structures. International Technology Roadmap for Semiconductors, 2007."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419329"},{"key":"e_1_3_2_1_3_1","volume-title":"Quantitative performance analysis of the SPEC OMPM2001 benchmarks. Scientific Programming, 11(2)","author":"Aslot V.","year":"2003","unstructured":"V. Aslot and R. Eigenmann . Quantitative performance analysis of the SPEC OMPM2001 benchmarks. Scientific Programming, 11(2) , 2003 . V. Aslot and R. Eigenmann. Quantitative performance analysis of the SPEC OMPM2001 benchmarks. Scientific Programming, 11(2), 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535462"},{"key":"e_1_3_2_1_6_1","volume-title":"Symposium on VLSI Circuits","author":"Bedeschi F.","year":"2004","unstructured":"F. Bedeschi demonstrator for high-density 1.8V phase-change memories . In Symposium on VLSI Circuits , 2004 . F. Bedeschi et al. An 8Mb demonstrator for high-density 1.8V phase-change memories. In Symposium on VLSI Circuits, 2004."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523240"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346910"},{"key":"e_1_3_2_1_9_1","volume-title":"EE Times","author":"Choi Y.","year":"2008","unstructured":"Y. Choi . Under the hood: DRAM architectures: 8F2 vs. 6F2 . EE Times , February 2008 . Y. Choi. Under the hood: DRAM architectures: 8F2 vs. 6F2. EE Times, February 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2003.1221143"},{"key":"e_1_3_2_1_12_1","volume-title":"PRAM. In International Solid-State Circuits Conference","author":"Kang S.","year":"2006","unstructured":"S. Kang A 0.1um 1.8V 256Mb 66MHz synchronous burst PRAM. In International Solid-State Circuits Conference , 2006 . S. Kang et al. A 0.1um 1.8V 256Mb 66MHz synchronous burst PRAM. In International Solid-State Circuits Conference, 2006."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176774"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269271"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"e_1_3_2_1_16_1","volume-title":"March","year":"2006","unstructured":"Micron. 512Mb DDR2 SDRAM component data sheet: T47H128M4B6-25. In www.micron.com , March 2006 . Micron. 512Mb DDR2 SDRAM component data sheet: T47H128M4B6-25. In www.micron.com, March 2006."},{"key":"e_1_3_2_1_17_1","volume-title":"June","year":"2006","unstructured":"Micron. Technical note TN-47-04: Calculating memory system power for DDR2. In www.micron.com , June 2006 . Micron. Technical note TN-47-04: Calculating memory system power for DDR2. In www.micron.com, June 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_19_1","volume-title":"International Electron Devices Meeting","author":"Nirschl T.","year":"2008","unstructured":"T. Nirschl Write strategies for 2 and 4-bit multi-level phase-change memory . In International Electron Devices Meeting , 2008 . T. Nirschl et al. Write strategies for 2 and 4-bit multi-level phase-change memory. In International Electron Devices Meeting, 2008."},{"key":"e_1_3_2_1_20_1","volume-title":"International Solid-State Circuits Conference","author":"Oh H.","year":"2005","unstructured":"H. Oh Enhanced write performance of a 64mb phase-change random access memory . In International Solid-State Circuits Conference , 2005 . H. Oh et al. Enhanced write performance of a 64mb phase-change random access memory. In International Solid-State Circuits Conference, 2005."},{"key":"e_1_3_2_1_21_1","volume-title":"Symposium on VLSI Circuits","author":"Pellizzer F.","year":"2006","unstructured":"F. Pellizzer A 90nm phase change memory technology for stand-alone non-volatile memory applications . In Symposium on VLSI Circuits , 2006 . F. Pellizzer et al. A 90nm phase change memory technology for stand-alone non-volatile memory applications. In Symposium on VLSI Circuits, 2006."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269376"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_24_1","volume-title":"SESC simulator. In http:\/\/sesc.sourceforge.net","author":"Renau J.","year":"2005","unstructured":"J. Renau SESC simulator. In http:\/\/sesc.sourceforge.net , 2005 . J. Renau et al. SESC simulator. In http:\/\/sesc.sourceforge.net, 2005."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOC.2003.1241474"},{"key":"e_1_3_2_1_26_1","volume-title":"CMOS VLSI Design. Pearson Education, 3 edition","author":"Weste N.","year":"2005","unstructured":"N. Weste and D. Harris . CMOS VLSI Design. Pearson Education, 3 edition , 2005 . N. Weste and D. Harris. CMOS VLSI Design. Pearson Education, 3 edition, 2005."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555758","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555758"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":26,"alternative-id":["10.1145\/1555754.1555758","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555758","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555758","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}