{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:58Z","timestamp":1772164018885,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555759","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"14-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":592,"title":["A durable and energy efficient main memory using phase change memory technology"],"prefix":"10.1145","author":[{"given":"Ping","family":"Zhou","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Bo","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"428","volume-title":"2008 IEEE International Solid-State Circuits Conference","author":"Bedeschi F.","year":"2008","unstructured":"F. Bedeschi , A Multi-Level-Cell Bipolar-Selected Phase-Change Memory ,\" 2008 IEEE International Solid-State Circuits Conference , pp. 428 -- 429 , 2008 . F. Bedeschi, et al. \"A Multi-Level-Cell Bipolar-Selected Phase-Change Memory,\" 2008 IEEE International Solid-State Circuits Conference, pp. 428--429, 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165674"},{"key":"e_1_3_2_1_4_1","first-page":"777","volume-title":"International Electron Devices Meeting","author":"Chen Y. C.","year":"2006","unstructured":"Y. C. Chen , Ultra-Thin Phase-Change Bridge Memory Device Using GeSb ,\" International Electron Devices Meeting , pp. 777 -- 780 , December 2006 . Y. C. Chen, et al. \"Ultra-Thin Phase-Change Bridge Memory Device Using GeSb,\" International Electron Devices Meeting, pp. 777--780, December 2006."},{"key":"e_1_3_2_1_5_1","first-page":"96","volume-title":"Symposium on VLSI Technology Digest of Technical Papers","author":"Cho S. L.","year":"2005","unstructured":"S. L. Cho , Highly Scalable On-axis Confined Cell Structure for High Density PRAM beyond 256 Mb ,\" Symposium on VLSI Technology Digest of Technical Papers , pp. 96 -- 97 , 2005 . S. L. Cho, et al., \"Highly Scalable On-axis Confined Cell Structure for High Density PRAM beyond 256Mb,\" Symposium on VLSI Technology Digest of Technical Papers, pp. 96--97, 2005."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837974"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_8_1","unstructured":"M. Kanellos \"IBM Changes Directions in Magnetic Memory \" August 2007 http:\/\/news.cnet.com\/IBM-changes-directions-in-magnetic-memory\/2100-1004 3-6203198.html.  M. Kanellos \"IBM Changes Directions in Magnetic Memory \" August 2007 http:\/\/news.cnet.com\/IBM-changes-directions-in-magnetic-memory\/2100-1004 3-6203198.html."},{"key":"e_1_3_2_1_9_1","first-page":"98","volume-title":"IEEE Symposium on VLSI Technology Digest of Technical Papers","author":"Kang D. H.","year":"2008","unstructured":"D. H. Kang , Cell Operation in Diode-Switch Phase Change Memory Cells with 90nm Technology ,\" IEEE Symposium on VLSI Technology Digest of Technical Papers , pp. 98 -- 99 , 2008 . D. H. Kang, et al., \"Two-bit Cell Operation in Diode-Switch Phase Change Memory Cells with 90nm Technology,\" IEEE Symposium on VLSI Technology Digest of Technical Papers, pp. 98--99, 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888349"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"e_1_3_2_1_13_1","volume-title":"Non-Volatile Semiconductor Memory Workshop","author":"Kim S.","year":"2006","unstructured":"S. Kim , H.-S. P. Wong , \" Generalized Phase Change Memory Scaling Rule Analysis,\" Non-Volatile Semiconductor Memory Workshop , 2006 . S. Kim, H.-S. P. Wong, \"Generalized Phase Change Memory Scaling Rule Analysis,\" Non-Volatile Semiconductor Memory Workshop, 2006."},{"key":"e_1_3_2_1_14_1","first-page":"36.5.1","volume-title":"International Electron Devices Meeting","author":"Lai S.","year":"2001","unstructured":"S. Lai , T. Lowrey , \" OUM - A 180nm Nonvolatile Memory Cell Element Technology for Standalone and Embedded Applications ,\" International Electron Devices Meeting , pp. 36.5.1 - 36.5.4 , 2001 . S. Lai, T. Lowrey, \"OUM - A 180nm Nonvolatile Memory Cell Element Technology for Standalone and Embedded Applications,\" International Electron Devices Meeting, pp. 36.5.1-36.5.4, 2001."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339678"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360133"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.134"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859016"},{"key":"e_1_3_2_1_21_1","first-page":"49","volume-title":"International Electron Devices Meeting","author":"Oh J. H.","year":"2006","unstructured":"J. H. Oh , Full Integration of Highly Manufacturable 512Mb PRAM Based on 90nm Technology ,\" International Electron Devices Meeting , pp. 49 -- 52 , 2006 . J. H. Oh, et al. \"Full Integration of Highly Manufacturable 512Mb PRAM Based on 90nm Technology,\" International Electron Devices Meeting, pp. 49--52, 2006."},{"key":"e_1_3_2_1_22_1","first-page":"29.6.1","volume-title":"IEEE International Electron Devices Meeting","author":"Pirovano A.","year":"2003","unstructured":"A. Pirovano , A. Lacaita , A. Benvenuti , F. Pellizzer , S. Hudgens , R. Bez , \" Scaling Analysis of Phase-Change Memory Technology,\" IEEE International Electron Devices Meeting , pp. 29.6.1 - 29.6.4 , 2003 . A. Pirovano, A. Lacaita, A. Benvenuti, F. Pellizzer, S. Hudgens, R. Bez, \"Scaling Analysis of Phase-Change Memory Technology,\" IEEE International Electron Devices Meeting, pp. 29.6.1-29.6.4, 2003."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_24_1","unstructured":"F. Tabrizi \"The Future of Scalable STT-RAM as a Universal Embedded Memory \" Embedded.com February 2007.  F. Tabrizi \"The Future of Scalable STT-RAM as a Universal Embedded Memory \" Embedded.com February 2007."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195506"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.2691"},{"key":"e_1_3_2_1_28_1","article-title":"Intel, STMicroelectronics Deliver Industry's First Phase Change Memory Prototypes","author":"Intel","year":"2008","unstructured":"Intel , \" Intel, STMicroelectronics Deliver Industry's First Phase Change Memory Prototypes ,\" Intel News Release , Feb. 6, 2008 , http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080206corp.htm Intel, \"Intel, STMicroelectronics Deliver Industry's First Phase Change Memory Prototypes,\" Intel News Release, Feb. 6, 2008, http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080206corp.htm","journal-title":"Intel News Release"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_31_1","volume-title":"Process Integration, Device and Structures,\" http:\/\/www.itrs.net\/links\/2007itrs\/ 2007 chapters\/2007 PIDS.pdf","author":"Technology The International","year":"2007","unstructured":"\" The International Technology Roadmap for Semiconductors , Process Integration, Device and Structures,\" http:\/\/www.itrs.net\/links\/2007itrs\/ 2007 chapters\/2007 PIDS.pdf 2007 . \"The International Technology Roadmap for Semiconductors, Process Integration, Device and Structures,\" http:\/\/www.itrs.net\/links\/2007itrs\/ 2007 chapters\/2007 PIDS.pdf 2007."}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555759","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555759"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":31,"alternative-id":["10.1145\/1555754.1555759","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555759","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555759","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}