{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T18:14:25Z","timestamp":1777486465322,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555760","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"24-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":828,"title":["Scalable high performance main memory system using phase-change memory technology"],"prefix":"10.1145","author":[{"given":"Moinuddin K.","family":"Qureshi","sequence":"first","affiliation":[{"name":"IBM Research, Yorktown Heights, NY, USA"}]},{"given":"Vijayalakshmi","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"IBM Research, Yorktown Heights, NY, USA"}]},{"given":"Jude A.","family":"Rivers","sequence":"additional","affiliation":[{"name":"IBM Research, Yorktown Heights, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"The Basics of Phase Change Memory Technology. http:\/\/www.numonyx.com\/Documents\/WhitePapers\/PCM Basics WP.pdf.  The Basics of Phase Change Memory Technology. http:\/\/www.numonyx.com\/Documents\/WhitePapers\/PCM Basics WP.pdf."},{"key":"e_1_3_2_1_2_1","volume-title":"ITRS","year":"2007","unstructured":"International Technology Roadmap for Semiconductors , ITRS 2007 . International Technology Roadmap for Semiconductors, ITRS 2007."},{"key":"e_1_3_2_1_3_1","unstructured":"Apple Computer Inc. Apple Products. http:\/\/www.apple.com.  Apple Computer Inc. Apple Products. http:\/\/www.apple.com."},{"key":"e_1_3_2_1_4_1","volume-title":"2008 IEEE International Solid-State Circuits Conference","author":"Bedeschil F.","year":"2008","unstructured":"F. Bedeschil A multi-level-cell bipolar-selected phase-change memory . In 2008 IEEE International Solid-State Circuits Conference , Feb. 2008 . F. Bedeschil et al. A multi-level-cell bipolar-selected phase-change memory. In 2008 IEEE International Solid-State Circuits Conference, Feb. 2008."},{"key":"e_1_3_2_1_5_1","volume-title":"Intel Developer Forum","author":"Doller E.","year":"2006","unstructured":"E. Doller . Flash Memory Trends and Technologies . Intel Developer Forum , 2006 . E. Doller. Flash Memory Trends and Technologies. Intel Developer Forum, 2006."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.422.0338"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054944"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.12"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"e_1_3_2_1_10_1","volume-title":"an overview of system memory technologies, technology brief","author":"HP.","year":"1999","unstructured":"HP. Memory technology evolution : an overview of system memory technologies, technology brief , 7 th edition, 1999 . HP. Memory technology evolution: an overview of system memory technologies, technology brief, 7th edition, 1999.","edition":"7"},{"key":"e_1_3_2_1_11_1","first-page":"24","volume-title":"2002 IEEE International Solid-State Circuits Conference","author":"Hwang C.-G.","year":"2002","unstructured":"C.-G. Hwang . Semiconductor memories for IT era . In 2002 IEEE International Solid-State Circuits Conference , pages 24 -- 27 , Feb. 2002 . C.-G. Hwang. Semiconductor memories for IT era. In 2002 IEEE International Solid-State Circuits Conference, pages 24--27, Feb. 2002."},{"key":"e_1_3_2_1_12_1","volume-title":"Program Speed. In 2008 IEEE International Solid--State Circuits Conference.","author":"Javanifard J.","unstructured":"J. Javanifard A 45nm Self-Aligned-Contact Process 1Gb NOR Flash with 5MB\/s Program Speed. In 2008 IEEE International Solid--State Circuits Conference. J. Javanifard et al. A 45nm Self-Aligned-Contact Process 1Gb NOR Flash with 5MB\/s Program Speed. In 2008 IEEE International Solid--State Circuits Conference."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"e_1_3_2_1_14_1","volume-title":"A 90nm 1.8V 512Mb Diode-Switch PRAM with 266 MB\/s Read Throughput. isscc08, 43(1):150--162","author":"Lee K. J.","year":"2008","unstructured":"K. J. Lee A 90nm 1.8V 512Mb Diode-Switch PRAM with 266 MB\/s Read Throughput. isscc08, 43(1):150--162 , 2008 . K. J. Lee et al. A 90nm 1.8V 512Mb Diode-Switch PRAM with 266 MB\/s Read Throughput. isscc08, 43(1):150--162, 2008."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_3_2_1_16_1","unstructured":"M-Systems. TrueFFS Wear-leveling Mechanism. http:\/\/www.dataio.com\/pdf\/NAND\/MSystems\/TrueFFS Wear Leveling Mechanism.pdf.  M-Systems. TrueFFS Wear-leveling Mechanism. http:\/\/www.dataio.com\/pdf\/NAND\/MSystems\/TrueFFS Wear Leveling Mechanism.pdf."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/242694.242709"},{"key":"e_1_3_2_1_18_1","volume-title":"IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter","author":"McCalpin J.","year":"1995","unstructured":"J. McCalpin . Memory bandwidth and machine balance in current high performance computers . IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter , Dec. 1995 . J. McCalpin. Memory bandwidth and machine balance in current high performance computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, Dec. 1995."},{"key":"e_1_3_2_1_19_1","unstructured":"MetaRAM Inc. MetaRAM. http:\/\/www.metaram.com\/.  MetaRAM Inc. MetaRAM. http:\/\/www.metaram.com\/."},{"key":"e_1_3_2_1_20_1","unstructured":"Micron. Micron System Power Calculator. http:\/\/www.micron.com\/support\/part info\/powercalc.  Micron. Micron System Power Calculator. http:\/\/www.micron.com\/support\/part info\/powercalc."},{"key":"e_1_3_2_1_21_1","volume-title":"DDR Interface. In 2008 IEEE International Solid-State Circuits Conference.","author":"Nobunagal D.","unstructured":"D. Nobunagal A 50nm 8Gb NAND Flash Memory with 100MB\/s Program Throughput and 200MB\/s DDR Interface. In 2008 IEEE International Solid-State Circuits Conference. D. Nobunagal et al. A 50nm 8Gb NAND Flash Memory with 100MB\/s Program Throughput and 200MB\/s DDR Interface. In 2008 IEEE International Solid-State Circuits Conference."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.21.1450"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.365627"},{"key":"e_1_3_2_1_25_1","volume-title":"Intel Developer Forum","author":"Weissenberg C.","year":"2006","unstructured":"C. Weissenberg . Current&Future Main Memory Technology for IA Platforms . Intel Developer Forum , 2006 . C. Weissenberg. Current&Future Main Memory Technology for IA Platforms. Intel Developer Forum, 2006."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.348620"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751873"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555760","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555760"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":27,"alternative-id":["10.1145\/1555754.1555760","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555760","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555760","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}