{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:55Z","timestamp":1772164015413,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555761","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"34-45","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":219,"title":["Hybrid cache architecture with disparate memory technologies"],"prefix":"10.1145","author":[{"given":"Xiaoxia","family":"Wu","sequence":"first","affiliation":[{"name":"Pennsylvania State University, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Li","sequence":"additional","affiliation":[{"name":"IBM Austin Research Lab, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lixin","family":"Zhang","sequence":"additional","affiliation":[{"name":"IBM Austin Research Lab, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evan","family":"Speight","sequence":"additional","affiliation":[{"name":"IBM Austin Research Lab, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram","family":"Rajamony","sequence":"additional","affiliation":[{"name":"IBM Austin Research Lab, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1526013"},{"key":"e_1_3_2_1_2_1","first-page":"453","volume-title":"Technical report RNR-91-002 revision2","author":"Bailey D.","year":"1991","unstructured":"D. Bailey , J. Barton , T. Lasinski , and H. Simon . The NAS parallel benchmarks . In Technical report RNR-91-002 revision2 , pages 453 -- 464 , 1991 . D. Bailey, J. Barton, T. Lasinski, and H. Simon. The NAS parallel benchmarks. In Technical report RNR-91-002 revision2, pages 453--464, 1991."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054910"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070001"},{"key":"e_1_3_2_1_8_1","first-page":"132","volume-title":"International Symposium on VLSI Technology, Systems and Applications","author":"Chung L.","year":"2008","unstructured":"L. Chung . Cell Design Considerations for Phase Change Memory as a Universal Memory . In International Symposium on VLSI Technology, Systems and Applications , pages 132 -- 133 , 2008 . L. Chung. Cell Design Considerations for Phase Change Memory as a Universal Memory. In International Symposium on VLSI Technology, Systems and Applications, pages 132--133, 2008."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509700"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"e_1_3_2_1_13_1","first-page":"474","volume-title":"IEEE International Solid-State Circuits Conference","author":"Hanzawa S.","year":"2007","unstructured":"S. Hanzawa , N. Kitai , K. Osada , A. Kotabe , Y. Matsui , N. Matsuzaki , N. Takaura , M. Moniwa , and T. Kawahara . A 512KB Embedded Phase Change Memory with 416kB\/s Write Throughput at 100uA Cell Write Current . In IEEE International Solid-State Circuits Conference , pages 474 -- 616 , 2007 . S. Hanzawa, N. Kitai, K. Osada, A. Kotabe, Y. Matsui, N. Matsuzaki, N. Takaura, M. Moniwa, and T. Kawahara. A 512KB Embedded Phase Change Memory with 416kB\/s Write Throughput at 100uA Cell Write Current. In IEEE International Solid-State Circuits Conference, pages 474--616, 2007."},{"key":"e_1_3_2_1_14_1","first-page":"459","volume-title":"International Electron Devices Meeting","author":"Hosomi M.","year":"2005","unstructured":"M. Hosomi , H. Yamagishi , T. Yamamoto, and et al. A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM . In International Electron Devices Meeting , pages 459 -- 462 , 2005 . M. Hosomi, H. Yamagishi, T. Yamamoto, and et al. A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM. In International Electron Devices Meeting, pages 459--462, 2005."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_3_2_1_16_1","first-page":"148","volume-title":"Opportunities for Reduced Power Dissipation Using Three-dimensional Integration. In Interconnect Technology Conference","author":"Joyner J. W.","year":"2002","unstructured":"J. W. Joyner and J. D. Meindl . Opportunities for Reduced Power Dissipation Using Three-dimensional Integration. In Interconnect Technology Conference , pages 148 -- 150 , 2002 . J. W. Joyner and J. D. Meindl. Opportunities for Reduced Power Dissipation Using Three-dimensional Integration. In Interconnect Technology Conference, pages 148--150, 2002."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.18"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798261"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1526002"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_24_1","first-page":"18","volume-title":"Symposium on VLSI Technology","author":"Pellizzer F.","year":"2004","unstructured":"F. Pellizzer , A. Pirovano , F. Ottogalli , M. Magistretti , M. Scaravaggi , P. Zuliani , M. Tosi , A. Benvenuti , P. Besana , S. Cadeo , T. Marangon , R. Morandi , R. Piva , A. Spandre , R. Zonca , A. Modelli , E. Varesi , T. Lowrey , A. Lacaita , G. Casagrande , P. Cappelletti , and R. Bez . Novel utrench Phase-change Memory Cell for Embedded and Stand-alone Non-volatile Memory Applications . In Symposium on VLSI Technology , pages 18 -- 19 , 2004 . F. Pellizzer, A. Pirovano, F. Ottogalli, M. Magistretti, M. Scaravaggi, P. Zuliani, M. Tosi, A. Benvenuti, P. Besana, S. Cadeo, T. Marangon, R. Morandi, R. Piva, A. Spandre, R. Zonca, A. Modelli, E. Varesi, T. Lowrey, A. Lacaita, G. Casagrande, P. Cappelletti, and R. Bez. Novel utrench Phase-change Memory Cell for Embedded and Stand-alone Non-volatile Memory Applications. In Symposium on VLSI Technology, pages 18--19, 2004."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148884"},{"key":"e_1_3_2_1_26_1","volume-title":"http:\/\/www.spec.org\/cpu2006\/","author":"SPEC. Standard Performance Evaluation Corporation","year":"2006","unstructured":"SPEC. Standard Performance Evaluation Corporation . http:\/\/www.spec.org\/cpu2006\/ . 2006 . SPEC. Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/cpu2006\/. 2006."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"e_1_3_2_1_28_1","volume-title":"Automation and Test in Europe","author":"Wu X.","year":"2009","unstructured":"X. Wu , J. Li , L. Zhang , E. Speight , and Y. Xie . Power and Performance of Read-Write Aware Hybrid Caches with Non-volatile Memories. In Design , Automation and Test in Europe , 2009 . X. Wu, J. Li, L. Zhang, E. Speight, and Y. Xie. Power and Performance of Read-Write Aware Hybrid Caches with Non-volatile Memories. In Design, Automation and Test in Europe, 2009."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2006.283467"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555761","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555761"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":30,"alternative-id":["10.1145\/1555754.1555761","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555761","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555761","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}