{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:57Z","timestamp":1772163957687,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555764","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"57-68","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":123,"title":["Hardware support for WCET analysis of hard real-time multicore systems"],"prefix":"10.1145","author":[{"given":"Marco","family":"Paolieri","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Qui\u00f1ones","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guillem","family":"Bernat","sequence":"additional","affiliation":[{"name":"Rapita Systems Ltd, York, England UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"www.merasa.org","author":"Project RASA","year":"2007","unstructured":"ME RASA EU-FP7 Project : www.merasa.org , 2007 . RapiTime: Worst-case execution time analysis. User Guide . MERASA EU-FP7 Project: www.merasa.org, 2007. RapiTime: Worst-case execution time analysis. User Guide."},{"key":"e_1_3_2_1_2_1","unstructured":"Rapita Systems. Ltd. 2007.  Rapita Systems. Ltd. 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.33"},{"key":"e_1_3_2_1_5_1","volume-title":"USA","author":"Bernat G.","year":"2002","unstructured":"G. Bernat , A. Colin , and S. Petters . WCET analysis of probabilistic hard real-time systems. In RTSS , USA , 2002 . G. Bernat, A. Colin, and S. Petters. WCET analysis of probabilistic hard real-time systems. In RTSS, USA, 2002."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.42"},{"key":"e_1_3_2_1_7_1","volume-title":"DAC","author":"Chiou D.","year":"2000","unstructured":"D. Chiou , P. Jain , S. Devadas , and L. Rudolph . Dynamic cache partitioning via columnization . In DAC , Los Angeles, CA, USA , 2000 . D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic cache partitioning via columnization. In DAC, Los Angeles, CA, USA, 2000."},{"key":"e_1_3_2_1_8_1","unstructured":"K. De Bosschere W. Luk X. Martorell N. Navarro M. O'boyle D. Pnevmatikatos A. Ramirez P. Sainrat K. De Bosschere W. Luk X. Martorell N. Navarro M. O'boyle D. Pnevmatikatos A. Ramirez P. Sainrat"},{"key":"e_1_3_2_1_9_1","volume-title":"High-performance embedded architecture and compilation roadmap","author":"Seznec A.","year":"2007","unstructured":"A. Seznec , P. Stenstrom , and O. Temam . High-performance embedded architecture and compilation roadmap . 2007 . A. El-Haj-Mahmoud, A. S. AL-Zawawi, A. Anantaraman, and E. Rotenberg. Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing. In CASES, San Francisco, CA, USA , 2005. A. Seznec, P. Stenstrom, and O. Temam. High-performance embedded architecture and compilation roadmap. 2007. A. El-Haj-Mahmoud, A. S. AL-Zawawi, A. Anantaraman, and E. Rotenberg. Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing. In CASES, San Francisco, CA, USA, 2005."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023837"},{"key":"e_1_3_2_1_11_1","volume-title":"32-bit Unified Processor Core v1.3","year":"2005","unstructured":"Infineon. Tricore 1. 32-bit Unified Processor Core v1.3 , 2005 . Infineon. Tricore 1. 32-bit Unified Processor Core v1.3, 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146947"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/827271.829103"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.51"},{"key":"e_1_3_2_1_15_1","volume-title":"North Carolina State University","author":"Poovey J.","year":"2007","unstructured":"J. Poovey . Characterization of the EEMBC Benchmark Suite . North Carolina State University , 2007 . J. Poovey. Characterization of the EEMBC Benchmark Suite. North Carolina State University, 2007."},{"key":"e_1_3_2_1_16_1","volume-title":"IRISA","author":"Puaut I.","year":"2006","unstructured":"I. Puaut and C. Pais . Scratchpad memories vs locked caches in hard real-time systems: a qualitative and quantitative comparison. Technical report , IRISA , Paris, France , 2006 . I. Puaut and C. Pais. Scratchpad memories vs locked caches in hard real-time systems: a qualitative and quantitative comparison. Technical report, IRISA, Paris, France, 2006."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.13"},{"key":"e_1_3_2_1_18_1","volume-title":"Assembler","year":"2005","unstructured":"Tasking. Tricore v2.2 C Compiler , Assembler , Linker Reference Manual , 2005 . Tasking. Tricore v2.2 C Compiler, Assembler, Linker Reference Manual, 2005."},{"key":"e_1_3_2_1_19_1","volume-title":"Design of Systems with Predictable Behaviour","author":"Thiele L.","year":"2004","unstructured":"L. Thiele and R. Wilhelm . Design for time-predictability . In Design of Systems with Predictable Behaviour , 2004 . L. Thiele and R. Wilhelm. Design for time-predictability. In Design of Systems with Predictable Behaviour, 2004."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSPIT.2005.1577063"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555764","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555764"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":20,"alternative-id":["10.1145\/1555754.1555764","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555764","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555764","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}