{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:34Z","timestamp":1772163994987,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555767","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"81-92","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Stream chaining"],"prefix":"10.1145","author":[{"given":"Pedro","family":"Diaz","sequence":"first","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}]},{"given":"Marcelo","family":"Cintra","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"J. Doweck. \"Inside Intel Core Microarchitecture and Smart Memory Access.\" White paper Intel Corporation 2006. http:\/\/download.intel.com\/technology\/architecture\/sma.pdf.  J. Doweck. \"Inside Intel Core Microarchitecture and Smart Memory Access.\" White paper Intel Corporation 2006. http:\/\/download.intel.com\/technology\/architecture\/sma.pdf.","DOI":"10.1109\/HOTCHIPS.2006.7477876"},{"key":"e_1_3_2_1_4_1","first-page":"102","volume-title":"Symp. on Microarchitecture","author":"Fu J. W. C.","year":"1992","unstructured":"J. W. C. Fu , J. H. Patel , and B. L. Janssens . \" Stride Directed Prefetching in Scalar Processors.\" Intl . Symp. on Microarchitecture , pages 102 -- 110 , December 1992 . J. W. C. Fu, J. H. Patel, and B. L. Janssens. \"Stride Directed Prefetching in Scalar Processors.\" Intl. Symp. on Microarchitecture, pages 102--110, December 1992."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545239"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822807"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545237"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026003"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192014"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.25"},{"key":"e_1_3_2_1_16_1","unstructured":"J. Renau B. Fraguela J. Tuck W. Liu M. Prvulovic L. Ceze S. Sarangi P. Sack K. Strauss and P. Montesinos. SESC simulator. http:\/\/sesc.sf.net  J. Renau B. Fraguela J. Tuck W. Liu M. Prvulovic L. Ceze S. Sarangi P. Sack K. Strauss and P. Montesinos. SESC simulator. http:\/\/sesc.sf.net"},{"key":"e_1_3_2_1_17_1","volume-title":"CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Research Report","author":"Shivakumar P.","year":"2001","unstructured":"P. Shivakumar and N. P. Jouppi . CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Research Report , 2001 \/2. P. Shivakumar and N. P. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Research Report, 2001\/2."},{"key":"e_1_3_2_1_18_1","first-page":"171","volume-title":"Symp. on Computer Architecture","author":"Solihin Y.","year":"2002","unstructured":"Y. Solihin , J. Lee , and J. Torrellas . \" Using a User-Level Memory Thread for Correlation Prefetching.\" Intl . Symp. on Computer Architecture , pages 171 -- 182 , May 2002 . Y. Solihin, J. Lee, and J. Torrellas. \"Using a User-Level Memory Thread for Correlation Prefetching.\" Intl. Symp. on Computer Architecture, pages 171--182, May 2002."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555766"},{"key":"e_1_3_2_1_21_1","first-page":"291","volume-title":"Symp. on High Performance Computer Architecture","author":"Srinivasan V.","year":"2001","unstructured":"V. Srinivasan , E. S. Davidson , G. S. Tyson , M. J. Charney , and T. R. Puzak . \" Branch History Guided Instruction Prefetching.\" Intl . Symp. on High Performance Computer Architecture , pages 291 -- 300 , January 2001 . V. Srinivasan, E. S. Davidson, G. S. Tyson, M. J. Charney, and T. R. Puzak. \"Branch History Guided Instruction Prefetching.\" Intl. Symp. on High Performance Computer Architecture, pages 291--300, January 2001."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.4"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555767","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555767"}},"subtitle":["exploiting multiple levels of correlation in data prefetching"],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":23,"alternative-id":["10.1145\/1555754.1555767","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555767","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555767","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}