{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:57Z","timestamp":1772163957661,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555769","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"93-104","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":64,"title":["Architectural core salvaging in a multi-core processor for hard-error tolerance"],"prefix":"10.1145","author":[{"given":"Michael D.","family":"Powell","sequence":"first","affiliation":[{"name":"Intel Massachusetts, Hudson, MA, USA"}]},{"given":"Arijit","family":"Biswas","sequence":"additional","affiliation":[{"name":"Intel Massachusetts, Hudson, MA, USA"}]},{"given":"Shantanu","family":"Gupta","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Shubhendu S.","family":"Mukherjee","sequence":"additional","affiliation":[{"name":"Intel Massachusetts, Hudson, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009721"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.8"},{"key":"e_1_3_2_1_4_1","volume-title":"Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits","author":"Bushnell M.","year":"2000","unstructured":"M. Bushnell and V. Agrawal . Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits . Springer , 2000 . M. Bushnell and V. Agrawal. Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits. Springer, 2000."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705342"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.39"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708718"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2005.7476576"},{"key":"e_1_3_2_1_10_1","first-page":"Q1","article-title":"Managing the impact of increasing microprocessor power consumption","volume":"2001","author":"Gunther S.","year":"2001","unstructured":"S. Gunther , F. Binns , D. M. Carmean , and J. C. Hall . Managing the impact of increasing microprocessor power consumption . In Intel Technology Journal Q1 2001 , Q1 2001 . S. Gunther, F. Binns, D. M. Carmean, and J. C. Hall. Managing the impact of increasing microprocessor power consumption. In Intel Technology Journal Q1 2001, Q1 2001.","journal-title":"Intel Technology Journal Q1"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel Corporation. First Details on a Future Intel Design Codenamed Larrabee. http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080804fact.htm Aug. 2008.  Intel Corporation. First Details on a Future Intel Design Codenamed Larrabee. http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080804fact.htm Aug. 2008."},{"key":"e_1_3_2_1_12_1","volume-title":"Jan.","author":"Intel Corporation","year":"2008","unstructured":"Intel Corporation . Intel Core 2 Duo Processor and Intel Core 2 Extreme Processor on 45-nm Process for Platforms Based on Mobile Intel 965 Express Chipset Family. ftp:\/\/download.intel.com\/design\/mobile\/datashts\/31891401.pdf , Jan. 2008 . Intel Corporation. Intel Core 2 Duo Processor and Intel Core 2 Extreme Processor on 45-nm Process for Platforms Based on Mobile Intel 965 Express Chipset Family. ftp:\/\/download.intel.com\/design\/mobile\/datashts\/31891401.pdf, Jan. 2008."},{"key":"e_1_3_2_1_13_1","unstructured":"Intel Corporation. Intel Corporation's Multicore Architecture Briefing. http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080317fact.htm Mar. 2008.  Intel Corporation. Intel Corporation's Multicore Architecture Briefing. http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080317fact.htm Mar. 2008."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822827"},{"key":"e_1_3_2_1_15_1","volume-title":"Workshop on High Performance Computing Reliability Issues (HPCRI) 2005","author":"Joseph R.","year":"2005","unstructured":"R. Joseph . Exploring salvage techniques for multi-core architectures . In Workshop on High Performance Computing Reliability Issues (HPCRI) 2005 , Feb. 2005 . R. Joseph. Exploring salvage techniques for multi-core architectures. In Workshop on High Performance Computing Reliability Issues (HPCRI) 2005, Feb. 2005."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630073"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798264"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454124"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.44"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.23"},{"key":"e_1_3_2_1_21_1","volume-title":"International Conference on Computer Design (ICCD)","author":"Shivakumar P.","year":"2003","unstructured":"P. Shivakumar , S. W. Keckler , C. R. Moore , and D. Burger . Exploiting microarchitectural redundancy for defect tolerance . In International Conference on Computer Design (ICCD) , 2003 . P. Shivakumar, S. W. Keckler, C. R. Moore, and D. Burger. Exploiting microarchitectural redundancy for defect tolerance. In International Conference on Computer Design (ICCD), 2003."},{"key":"e_1_3_2_1_22_1","volume-title":"Workshop on Silicon Errors in Logic - System Effects (SELSE-3)","author":"Smolens J. C.","year":"2007","unstructured":"J. C. Smolens , B. T. Gold , J. C. Hoe , B. Falsafi , and K. Mai . Detecting emerging wearout faults . In Workshop on Silicon Errors in Logic - System Effects (SELSE-3) , Apr. 2007 . J. C. Smolens, B. T. Gold, J. C. Hoe, B. Falsafi, and K. Mai. Detecting emerging wearout faults. In Workshop on Silicon Errors in Logic - System Effects (SELSE-3), Apr. 2007."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"e_1_3_2_1_24_1","volume-title":"Standard Performance Evaluation Corporation. Spec CPU2000 suite. http:\/\/www.specbench.org\/osg\/cpu2000\/.","unstructured":"The Standard Performance Evaluation Corporation. Spec CPU2000 suite. http:\/\/www.specbench.org\/osg\/cpu2000\/. The Standard Performance Evaluation Corporation. Spec CPU2000 suite. http:\/\/www.specbench.org\/osg\/cpu2000\/."},{"key":"e_1_3_2_1_25_1","volume-title":"Standard Performance Evaluation Corporation. Spec CPU2006 suite. http:\/\/www.specbench.org\/osg\/cpu2006\/.","unstructured":"The Standard Performance Evaluation Corporation. Spec CPU2006 suite. http:\/\/www.specbench.org\/osg\/cpu2006\/. The Standard Performance Evaluation Corporation. Spec CPU2006 suite. http:\/\/www.specbench.org\/osg\/cpu2006\/."},{"key":"e_1_3_2_1_26_1","volume-title":"HP Laboratories","author":"Thoziyoor S.","year":"2008","unstructured":"S. Thoziyoor , N. Muralimanohar , J. H. Ahn , and N. P. Jouppi . CACTI 5.1. Technical report , HP Laboratories , Palo Alto , 2008 . S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. CACTI 5.1. Technical report, HP Laboratories, Palo Alto, 2008."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.802354"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555769","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555769"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":27,"alternative-id":["10.1145\/1555754.1555769","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555769","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555769","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}