{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:06Z","timestamp":1772163966228,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555770","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"105-115","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["End-to-end register data-flow continuous self-test"],"prefix":"10.1145","author":[{"given":"Javier","family":"Carretero","sequence":"first","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - UPC, Barcelona, Spain"}]},{"given":"Pedro","family":"Chaparro","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - UPC, Barcelona, Spain"}]},{"given":"Xavier","family":"Vera","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - UPC, Barcelona, Spain"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - UPC, Barcelona, Spain"}]},{"given":"Antonio","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - UPC, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.15"},{"key":"e_1_3_2_1_2_1","first-page":"655","volume-title":"Technical digest of IEEE International Electron Devices Meeting (IEDM)","author":"Agostinelli M.","year":"2005","unstructured":"]] M. Agostinelli , J. Hicks , J. Xu , B. Woolery , K. Mistry , K. Zhang , S. Jacobs , J. Jopling , W. Yang , B. Lee , T. Raz , M. Mehalel , P. Kolar , Y. Wang , J. Sandford , D. Pivin , C. Peterson , M. DiBattista , S. Pae , M. Jones , S. Johnson , and G. Subramanian . Erratic fluctuations of SRAM cache vmin at the 90nm process technology node . In Technical digest of IEEE International Electron Devices Meeting (IEDM) , pages 655 -- 658 , December 2005 . ]]M. Agostinelli, J. Hicks, J. Xu, B. Woolery, K. Mistry, K. Zhang, S. Jacobs, J. Jopling, W. Yang, B. Lee, T. Raz, M. Mehalel, P. Kolar, Y. Wang, J. Sandford, D. Pivin, C. Peterson, M. DiBattista, S. Pae, M. Jones, S. Johnson, and G. Subramanian. Erratic fluctuations of SRAM cache vmin at the 90nm process technology node. In Technical digest of IEEE International Electron Devices Meeting (IEDM), pages 655--658, December 2005."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776010"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223134"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.816418"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"issue":"1","key":"e_1_3_2_1_9_1","first-page":"13","article-title":"The microarchitecture of the Pentium 4 processor","volume":"5","author":"Hinton G.","year":"2001","unstructured":"]] G. Hinton , D. Sager , M. Upton , D. Bogs , D. Carmean , A. Kyker , and P. Roussel . The microarchitecture of the Pentium 4 processor . Intel Technology Journal , 5 ( 1 ): 13 , Feb. 2001 . ]]G. Hinton, D. Sager, M. Upton, D. Bogs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, 5(1):13, Feb. 2001.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025119.1025625"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598130"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1116164.1116521"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.145.0563"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.278479"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2145"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.8"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299115"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the International Test Conference (ITC)","author":"Mitra S.","year":"2002","unstructured":"]] S. Mitra and E. McClusky . Which concurrent error detection scheme to choose ? In Proceedings of the International Test Conference (ITC) , 2002 . ]]S. Mitra and E. McClusky. Which concurrent error detection scheme to choose? In Proceedings of the International Test Conference (ITC), 2002."},{"key":"e_1_3_2_1_19_1","volume-title":"2nd Fault Tolerant Computing Symposium","author":"Monteiro P.","year":"1972","unstructured":"]] P. Monteiro and T. Rao . A residue checker for arithmetic and logical operations . In 2nd Fault Tolerant Computing Symposium , 1972 . ]]P. Monteiro and T. Rao. A residue checker for arithmetic and logical operations. In 2nd Fault Tolerant Computing Symposium, 1972."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0875"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545227"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.42"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877951"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.62"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/882468.883029"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564027"},{"key":"e_1_3_2_1_27_1","first-page":"362","volume-title":"Proceedings of International Conference on Computer Design (ICCD)","author":"Reddy V.","year":"2007","unstructured":"]] V. Reddy , A. Al-Zawawi , and E. Rotenberg . Assertion-based microarchitecture design for improved fault tolerance . In Proceedings of International Conference on Computer Design (ICCD) , pages 362 -- 369 , 2007 . ]]V. Reddy, A. Al-Zawawi, and E. Rotenberg. Assertion-based microarchitecture design for improved fault tolerance. In Proceedings of International Conference on Computer Design (ICCD), pages 362--369, 2007."},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the Hot Chips 19 Symposium","author":"Reick K.","year":"2007","unstructured":"]] K. Reick , P. Sanda , S. Swaney , J. Kellington , M. Floyd , and D. Henderson . Fault-tolerant design of the IBM Power6\\TMark microprocessor . In Proceedings of the Hot Chips 19 Symposium , 2007 . ]]K. Reick, P. Sanda, S. Swaney, J. Kellington, M. Floyd, and D. Henderson. Fault-tolerant design of the IBM Power6\\TMark microprocessor. In Proceedings of the Hot Chips 19 Symposium, 2007."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"key":"e_1_3_2_1_31_1","first-page":"84","volume-title":"Proceedings of the Annual International Symposium on Fault-Tolerant Computing (FTC)","author":"Rotenberg E.","year":"1999","unstructured":"]] E. Rotenberg . AR-SMT : A microarchitectural approach to fault tolerance in microprocessors . In Proceedings of the Annual International Symposium on Fault-Tolerant Computing (FTC) , page 84 , 1999 . ]]E. Rotenberg. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In Proceedings of the Annual International Symposium on Fault-Tolerant Computing (FTC), page 84, 1999."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168868"},{"issue":"7","key":"e_1_3_2_1_33_1","first-page":"2325","article-title":"Checking logical operations by residues","volume":"15","year":"1972","unstructured":"]]Sih and Reinheimer . Checking logical operations by residues . IBM Technical Disclosure Bulletin , 15 ( 7 ): 2325 -- 2327 , 1972 . ]]Sih and Reinheimer. Checking logical operations by residues. IBM Technical Disclosure Bulletin, 15(7):2325--2327, 1972.","journal-title":"IBM Technical Disclosure Bulletin"},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the 3rd Workshop on Silicon Errors in Logic - System Effects (SELSE)","author":"Smolens J.","year":"2007","unstructured":"]] J. Smolens , B. Gold , J. Hoe , B. Falsafi , and K. Mai . Detecting emerging wearout faults . In Proceedings of the 3rd Workshop on Silicon Errors in Logic - System Effects (SELSE) , 2007 . ]]J. Smolens, B. Gold, J. Hoe, B. Falsafi, and K. Mai. Detecting emerging wearout faults. In Proceedings of the 3rd Workshop on Silicon Errors in Logic - System Effects (SELSE), 2007."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.19"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0863"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.502194"},{"key":"e_1_3_2_1_38_1","unstructured":"]]SPECCPU 2000. SPEC Newsletter Sept. 2000.  ]]SPECCPU 2000. SPEC Newsletter Sept. 2000."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360155"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545226"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/1116164.1116451"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555770","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555770"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":41,"alternative-id":["10.1145\/1555754.1555770","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555770","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555770","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}