{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:55Z","timestamp":1772164015127,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555782","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"208-219","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":46,"title":["Application-aware deadlock-free oblivious routing"],"prefix":"10.1145","author":[{"given":"Michel A.","family":"Kinsy","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]},{"given":"Myong Hyon","family":"Cho","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]},{"given":"Tina","family":"Wen","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]},{"given":"Edward","family":"Suh","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Marten","family":"van Dijk","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2004.1423875"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the Int'l Conference on Computer-Aided Design","author":"Cho M. H.","year":"2008","unstructured":"M. H. Cho , C-C. Cheng , M. Kinsy , G. E. Suh , and S. Devadas . Diastolic Arrays: Throughput-Driven Reconfigurable Computing . In Proceedings of the Int'l Conference on Computer-Aided Design , November 2008 . M. H. Cho, C-C. Cheng, M. Kinsy, G. E. Suh, and S. Devadas. Diastolic Arrays: Throughput-Driven Reconfigurable Computing. In Proceedings of the Int'l Conference on Computer-Aided Design, November 2008."},{"key":"e_1_3_2_1_6_1","volume-title":"Introduction to Algorithms","author":"Cormen Thomas H.","year":"2001","unstructured":"Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , and Clifford Stein . Introduction to Algorithms . MIT Press\/McGraw-Hill , 2001 . Thomas H. Cormen, Charles E. Leiserson, Ronald L. Rivest, and Clifford Stein. Introduction to Algorithms. MIT Press\/McGraw-Hill, 2001."},{"key":"e_1_3_2_1_7_1","first-page":"41","volume-title":"Proceedings of the Symposium on Hot Interconnects","author":"Dally William J.","year":"1998","unstructured":"William J. Dally , P. P. Carvey , and L. R. Dennison . The Avici terabit switch\/router . In Proceedings of the Symposium on Hot Interconnects , pages 41 -- 50 , August 1998 . William J. Dally, P. P. Carvey, and L. R. Dennison. The Avici terabit switch\/router. In Proceedings of the Symposium on Hot Interconnects, pages 41--50, August 1998."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_3_2_1_9_1","volume-title":"Principles and Practices of Interconnection Networks. Morgan Kaufmann","author":"William","year":"2003","unstructured":"William J. Dally and Brian Towles . Principles and Practices of Interconnection Networks. Morgan Kaufmann , 2003 . William J. Dally and Brian Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"e_1_3_2_1_13_1","first-page":"141","volume-title":"Proceedings of the Symposium on Hot Interconnects","author":"Galles Mike","year":"1996","unstructured":"Mike Galles . Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip . In Proceedings of the Symposium on Hot Interconnects , pages 141 -- 146 , August 1996 . Mike Galles. Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip. In Proceedings of the Symposium on Hot Interconnects, pages 141--146, August 1996."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.31"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"e_1_3_2_1_16_1","volume-title":"O'Hallaron. iWarp: anatomy of a parallel computing system","author":"Gross Thomas","year":"1998","unstructured":"Thomas Gross and David R . O'Hallaron. iWarp: anatomy of a parallel computing system . MIT Press , Cambridge, MA, USA , 1998 . Thomas Gross and David R. O'Hallaron. iWarp: anatomy of a parallel computing system. MIT Press, Cambridge, MA, USA, 1998."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131487"},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. Design, Automation and Test in Europe Conference","author":"Hu J.","year":"2003","unstructured":"J. Hu and R. Marculescu . Exploiting the Routing Flexibility for Energy\/Performance Aware Mapping of Regular NoC Architectures . In Proc. Design, Automation and Test in Europe Conference , 2003 . J. Hu and R. Marculescu. Exploiting the Routing Flexibility for Energy\/Performance Aware Mapping of Regular NoC Architectures. In Proc. Design, Automation and Test in Europe Conference, 2003."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.12"},{"key":"e_1_3_2_1_21_1","volume-title":"IEEE Int. SOC Conf.","author":"Kavaldjiev N. K.","year":"2004","unstructured":"N. K. Kavaldjiev , G. J. M. Smit , and P. G. Jansen . A virtual channel router for on-chip networks . In IEEE Int. SOC Conf. , Santa Clara, California, pages 289--293. IEEE Computer Society Press , September 2004 . N. K. Kavaldjiev, G. J. M. Smit, and P. G. Jansen. A virtual channel router for on-chip networks. In IEEE Int. SOC Conf., Santa Clara, California, pages 289--293. IEEE Computer Society Press, September 2004."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.18"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/850941.852894"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006717"},{"key":"e_1_3_2_1_26_1","volume-title":"VLSI Design","author":"Murali Srinivasan","year":"2007","unstructured":"Srinivasan Murali , David Atienz , Luca Benini , and Giovanni De Micheli . A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and FaultTolerance Gaurantees . VLSI Design , 2007 . Srinivasan Murali, David Atienz, Luca Benini, and Giovanni De Micheli. A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and FaultTolerance Gaurantees. VLSI Design, 2007."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996809"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/215399.215455"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.50"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176289"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397990"},{"key":"e_1_3_2_1_33_1","first-page":"73","volume-title":"In Proc. of the 6th Int. Symp. on High-Performance Computer Architecture (HPCA)","author":"Peh Li-Shiuan","year":"2000","unstructured":"Li-Shiuan Peh and William J. Dally . Flit-reservation flow control . In In Proc. of the 6th Int. Symp. on High-Performance Computer Architecture (HPCA) , pages 73 -- 84 , January 2000 . 37 Li-Shiuan Peh and William J. Dally. Flit-reservation flow control. In In Proc. of the 6th Int. Symp. on High-Performance Computer Architecture (HPCA), pages 73--84, January 2000. 37"},{"key":"e_1_3_2_1_34_1","first-page":"255","volume-title":"Peh and William J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proc. International Symposium on High-Performance Computer Architecture (HPCA)","author":"Li-Shiuan","year":"2001","unstructured":"Li-Shiuan Peh and William J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proc. International Symposium on High-Performance Computer Architecture (HPCA) , pages 255 -- 266 , January 2001 . Li-Shiuan Peh and William J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proc. International Symposium on High-Performance Computer Architecture (HPCA), pages 255--266, January 2001."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258507"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.37"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071443"},{"key":"e_1_3_2_1_38_1","first-page":"115","volume-title":"Proceedings of the Symposium on Hot Interconnects","author":"Craig","year":"1994","unstructured":"Craig B. Stunkel and Peter H. Hochschild. SP2 high-performance switch architecture . In Proceedings of the Symposium on Hot Interconnects , pages 115 -- 121 , August 1994 . Craig B. Stunkel and Peter H. Hochschild. SP2 high-performance switch architecture. In Proceedings of the Symposium on Hot Interconnects, pages 115--121, August 1994."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SHPCC.1994.296638"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/777412.777444"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/800076.802479"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/11751588_117"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/646421.693827"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555782","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555782"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":41,"alternative-id":["10.1145\/1555754.1555782","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555782","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555782","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}