{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:57Z","timestamp":1772163957613,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555788","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"255-266","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":44,"title":["Decoupled DIMM"],"prefix":"10.1145","author":[{"given":"Hongzhong","family":"Zheng","sequence":"first","affiliation":[{"name":"University of Illinois at Chicago, Chicago, IL, USA"}]},{"given":"Jiang","family":"Lin","sequence":"additional","affiliation":[{"name":"IBM Corp., Austin, TX, USA"}]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Iowa State University, Ames, IA, USA"}]},{"given":"Zhichun","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Illinois at Chicago, Chicago, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379252"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300998"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876438"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250699"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346190"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.4"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_3_2_1_12_1","first-page":"301","volume-title":"Proceedings of the Seventh International Symposium on High-Performance Computer Architecture","author":"Lin W.","year":"2001","unstructured":"W. Lin , S. K. Reinhardt , and D. Burger . Reducing DRAM latencies with an integrated memory hierarchy design . In Proceedings of the Seventh International Symposium on High-Performance Computer Architecture , pages 301 -- 312 , 2001 . W. Lin, S. K. Reinhardt, and D. Burger. Reducing DRAM latencies with an integrated memory hierarchy design. In Proceedings of the Seventh International Symposium on High-Performance Computer Architecture, pages 301--312, 2001."},{"key":"e_1_3_2_1_13_1","first-page":"164","volume-title":"IEEE International Symposium on Performance Analysis of Systems and Software","author":"Luo K.","year":"2001","unstructured":"K. Luo , J. Gummaraju , and M. Franklin . Balancing throughput and fairness in SMT processors . In IEEE International Symposium on Performance Analysis of Systems and Software , pages 164 -- 171 , 2001 . K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. In IEEE International Symposium on Performance Analysis of Systems and Software, pages 164--171, 2001."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/527072.822603"},{"key":"e_1_3_2_1_15_1","unstructured":"MemoryStore.com. Memory module price. http:\/\/www.memorystore.com\/config\/_generic.asp?cboLevel1=71.  MemoryStore.com. Memory module price. http:\/\/www.memorystore.com\/config\/_generic.asp?cboLevel1=71."},{"key":"e_1_3_2_1_16_1","unstructured":"MetaRAM Inc. MetaRAM product brief. http:\/\/www.metaram.com\/pdf\/briefs\/MetaRAM_DDR3_PB.pdf.  MetaRAM Inc. MetaRAM product brief. http:\/\/www.metaram.com\/pdf\/briefs\/MetaRAM_DDR3_PB.pdf."},{"key":"e_1_3_2_1_17_1","unstructured":"Micron Technology Inc. DDR3 SDRAM system-power calculator. http:\/\/download.micron.com\/downloads\/misc\/ddr3_power_calc.xls.  Micron Technology Inc. DDR3 SDRAM system-power calculator. http:\/\/download.micron.com\/downloads\/misc\/ddr3_power_calc.xls."},{"key":"e_1_3_2_1_18_1","unstructured":"Micron Technology Inc. MT41J128M8BY-187E. http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3\/1Gb%20DDR3%20SDRAM.pdf.  Micron Technology Inc. MT41J128M8BY-187E. http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3\/1Gb%20DDR3%20SDRAM.pdf."},{"key":"e_1_3_2_1_19_1","unstructured":"Micron Technology Inc. HTF18C64-128-256x72D. http:\/\/download.micron.com\/pdf\/datasheets\/modules\/ddr2\/HTF18C64_128_256x72D.pdf 2007.  Micron Technology Inc. HTF18C64-128-256x72D. http:\/\/download.micron.com\/pdf\/datasheets\/modules\/ddr2\/HTF18C64_128_256x72D.pdf 2007."},{"key":"e_1_3_2_1_20_1","unstructured":"Micron Technology Inc. TN-41-01: Calculating memory system power for DDR3. http:\/\/download.micron.com\/pdf\/technotes\/ddr3\/TN41_01DDR3%20Power.pdf 2007.  Micron Technology Inc. TN-41-01: Calculating memory system power for DDR3. http:\/\/download.micron.com\/pdf\/technotes\/ddr3\/TN41_01DDR3%20Power.pdf 2007."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"e_1_3_2_1_28_1","volume-title":"Workshop on Modeling Benchmarking and Simulation","author":"Vera J.","year":"2006","unstructured":"J. Vera , F. J. Cazorla , A. Pajuelo , O. J. Santana , E. Fernandez , and M. Valero . A novel evaluation methodology to obtain fair measurements in multithreaded architectures . In Workshop on Modeling Benchmarking and Simulation , 2006 . J. Vera, F. J. Cazorla, A. Pajuelo, O. J. Santana, E. Fernandez, and M. Valero. A novel evaluation methodology to obtain fair measurements in multithreaded architectures. In Workshop on Modeling Benchmarking and Simulation, 2006."},{"key":"e_1_3_2_1_29_1","unstructured":"P. Vogt and J. Haas. Fully-Buffered DIMM technology moves enterprise platforms to the next level. http:\/\/www.intel.com\/technology\/magazine\/computing\/fully-buffered-dimm-0305.htm 2005.  P. Vogt and J. Haas. Fully-Buffered DIMM technology moves enterprise platforms to the next level. http:\/\/www.intel.com\/technology\/magazine\/computing\/fully-buffered-dimm-0305.htm 2005."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380850"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.2"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555788","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555788","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555788"}},"subtitle":["building high-bandwidth memory system using low-speed DRAM devices"],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":33,"alternative-id":["10.1145\/1555754.1555788","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555788","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555788","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}