{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:35Z","timestamp":1772163995023,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555793","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"302-313","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":122,"title":["Thread motion"],"prefix":"10.1145","author":[{"given":"Krishna K.","family":"Rangan","sequence":"first","affiliation":[{"name":"Harvard University\/Intel Massachusetts, Cambridge, MA, USA"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[{"name":"Harvard University, Cambridge, MA, USA"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[{"name":"Harvard University, Cambridge, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD \"AMD Turion X2 Ultra Dual-Core Processor\" http:\/\/multicore.amd.com\/us-en\/AMD-Multi-Core.aspx  AMD \"AMD Turion X2 Ultra Dual-Core Processor\" http:\/\/multicore.amd.com\/us-en\/AMD-Multi-Core.aspx"},{"key":"e_1_3_2_1_2_1","unstructured":"Intel \"Intel Turbo Boost Technology\" http:\/\/www.intel.com\/technology\/turboboost\/index.htm  Intel \"Intel Turbo Boost Technology\" http:\/\/www.intel.com\/technology\/turboboost\/index.htm"},{"key":"e_1_3_2_1_3_1","unstructured":"Intel \"Nehalem Microarchitecture\" http:\/\/www.intel.com\/technology\/architecture-silicon\/next-gen\/  Intel \"Nehalem Microarchitecture\" http:\/\/www.intel.com\/technology\/architecture-silicon\/next-gen\/"},{"key":"e_1_3_2_1_4_1","volume-title":"Volume 1: Basic Architecture","year":"2008","unstructured":"Intel, \"Intel 64 and IA-32 Architectures Software Developer's Manual , Volume 1: Basic Architecture \", 2008 Intel, \"Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture\", 2008"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859886"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943853"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505308"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.93"},{"key":"e_1_3_2_1_13_1","volume-title":"Test and Technologies Conference (DTTC)","author":"Jaleel A.","year":"2006","unstructured":"A. Jaleel and R. Cohn and C. Luk , \" CMP$im: Using Pin to Characterize Memory Behavior of Emerging workloads on CMPs\", Intel Design , Test and Technologies Conference (DTTC) , 2006 A. Jaleel and R. Cohn and C. Luk, \"CMP$im: Using Pin to Characterize Memory Behavior of Emerging workloads on CMPs\", Intel Design, Test and Technologies Conference (DTTC), 2006"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077637"},{"key":"e_1_3_2_1_15_1","volume-title":"Symposium on High-Performance Computer Architecture","year":"2008","unstructured":"Wonyoung Kim and Meeta Gupta and Gu-Yeon Wei and David Brooks, \"System level analysis of fast, per-core DVFS using on-chip switching regulators \", Symposium on High-Performance Computer Architecture , 2008 Wonyoung Kim and Meeta Gupta and Gu-Yeon Wei and David Brooks, \"System level analysis of fast, per-core DVFS using on-chip switching regulators\", Symposium on High-Performance Computer Architecture, 2008"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE International Solid-State Circuits Conference","author":"Konstadinidis G.","year":"2008","unstructured":"G. Konstadinidis and M. Rashid and P. Lai and Y. Otaguro and Y. Orginos and S. Parampalli and M. Steigerwald and S. Gundala and R. Paypali and L. Rarick and I. Elkin and Y. Ge and I. Parulkar , \" Implementation of a Third-Generation 16-Core 32-Thread Chip-Multithreading SPARC Processor \", IEEE International Solid-State Circuits Conference , 2008 G. Konstadinidis and M. Rashid and P. Lai and Y. Otaguro and Y. Orginos and S. Parampalli and M. Steigerwald and S. Gundala and R. Paypali and L. Rarick and I. Elkin and Y. Ge and I. Parulkar, \"Implementation of a Third-Generation 16-Core 32-Thread Chip-Multithreading SPARC Processor\", IEEE International Solid-State Circuits Conference, 2008"},{"key":"e_1_3_2_1_17_1","volume-title":"IEEE International Solid-State Circuits Conference","author":"Krueger D.","year":"2008","unstructured":"D. Krueger and E. Francom1 and J. Langsdorf , \" Circuit Design for Voltage Scaling and SER Immunity on a Quad-Core Itanium Processor \", IEEE International Solid-State Circuits Conference , 2008 D. Krueger and E. Francom1 and J. Langsdorf, \"Circuit Design for Voltage Scaling and SER Immunity on a Quad-Core Itanium Processor\", IEEE International Solid-State Circuits Conference, 2008"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844295"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279377"},{"key":"e_1_3_2_1_21_1","author":"McGowen R.","year":"2006","unstructured":"R. McGowen and C. Poirier and C. Bostak and J. Ignowski and M. Millican and W. Parks and S. Naffziger , \"Power and Temperature Control on a 90-nm Itanium Family Processor\", IEEE Journal of Solid-State Circuits , Jan 2006 R. McGowen and C. Poirier and C. Bostak and J. Ignowski and M. Millican and W. Parks and S. Naffziger, \"Power and Temperature Control on a 90-nm Itanium Family Processor\", IEEE Journal of Solid-State Circuits, Jan 2006","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_23_1","volume-title":"IEEE International Solid-State Circuits Conference","author":"Pham D.","year":"2005","unstructured":"D. Pham and S. Asano and M. Bolliger and M. N. Day and H. P. Hofstee and C. Johns and J. Kahle and A. Kameyama and J. Keaty and Y. Masubuchi and M. Riley and D. Shippy and D. Stasiak and M. Suzuoki and M. Wang and J. Warnock and S. Weitzel and D. Wendel and T. Yamazaki and K. Yazawa , \" The Design and Implementation of a First Generation CELL Processor \", IEEE International Solid-State Circuits Conference , 2005 D. Pham and S. Asano and M. Bolliger and M. N. Day and H. P. Hofstee and C. Johns and J. Kahle and A. Kameyama and J. Keaty and Y. Masubuchi and M. Riley and D. Shippy and D. Stasiak and M. Suzuoki and M. Wang and J. Warnock and S. Weitzel and D. Wendel and T. Yamazaki and K. Yazawa, \"The Design and Implementation of a First Generation CELL Processor\", IEEE International Solid-State Circuits Conference, 2005"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1360612.1360617"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.93"},{"key":"e_1_3_2_1_27_1","volume-title":"IEEE International Solid-State Circuits Conference","author":"Tremblay M.","year":"2008","unstructured":"M. Tremblay and S. Chaudhry , \" A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC Processor \", IEEE International Solid-State Circuits Conference , 2008 M. Tremblay and S. Chaudhry, \"A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC Processor\", IEEE International Solid-State Circuits Conference, 2008"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362674"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555793","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555793"}},"subtitle":["fine-grained power management for multi-core systems"],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":29,"alternative-id":["10.1145\/1555754.1555793","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555793","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555793","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}