{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T12:55:21Z","timestamp":1773924921722,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555801","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"371-382","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":141,"title":["Scaling the bandwidth wall"],"prefix":"10.1145","author":[{"given":"Brian M.","family":"Rogers","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Anil","family":"Krishna","sequence":"additional","affiliation":[{"name":"IBM, Research Triangle Park, NC, USA"}]},{"given":"Gordon B.","family":"Bell","sequence":"additional","affiliation":[{"name":"IBM, Research Triangle Park, NC, USA"}]},{"given":"Ken","family":"Vu","sequence":"additional","affiliation":[{"name":"IBM, Research Triangle Park, NC, USA"}]},{"given":"Xiaowei","family":"Jiang","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006719"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279363"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876444"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388561"},{"key":"e_1_3_2_1_11_1","article-title":"On the Nature of Cache Miss Behavior: Is It p2?","volume":"10","author":"Hartstein A.","year":"2008","unstructured":"A. Hartstein , V. Srinivasan , T. Puzak , and P. Emma . On the Nature of Cache Miss Behavior: Is It p2? In The Journal of Instruction-Level Parallelism , volume 10 , 2008 . A. Hartstein, V. Srinivasan, T. Puzak, and P. Emma. On the Nature of Cache Miss Behavior: Is It p2? In The Journal of Instruction-Level Parallelism, volume 10, 2008.","journal-title":"The Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_13_1","first-page":"199","volume-title":"Exploring the Design Space of Future CMPs. In PACT '01: 2001 Intl. Conf. on Parallel Architectures and Compilation Techniques","author":"Huh J.","year":"2001","unstructured":"J. Huh , D. Burger , and S. W. Keckler . Exploring the Design Space of Future CMPs. In PACT '01: 2001 Intl. Conf. on Parallel Architectures and Compilation Techniques , pages 199 -- 210 , Washington, DC, USA , 2001 . IEEE Computer Society. J. Huh, D. Burger, and S. W. Keckler. Exploring the Design Space of Future CMPs. In PACT '01: 2001 Intl. Conf. on Parallel Architectures and Compilation Techniques, pages 199--210, Washington, DC, USA, 2001. IEEE Computer Society."},{"key":"e_1_3_2_1_14_1","volume-title":"2005 Edition, Assembly and packaging. In http:\/\/www.itrs.net\/Links\/2005ITRS\/AP2005.pdf","author":"International Technology ITRS.","year":"2005","unstructured":"ITRS. International Technology Roadmap for Semiconductors : 2005 Edition, Assembly and packaging. In http:\/\/www.itrs.net\/Links\/2005ITRS\/AP2005.pdf , 2005 . ITRS. International Technology Roadmap for Semiconductors: 2005 Edition, Assembly and packaging. In http:\/\/www.itrs.net\/Links\/2005ITRS\/AP2005.pdf, 2005."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006707"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279404"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598109"},{"key":"e_1_3_2_1_20_1","volume-title":"Microprocessor Report","author":"McGhan H.","year":"2006","unstructured":"H. McGhan . Niagara 2 Opens the Floodgates . Microprocessor Report , 2006 . H. McGhan. Niagara 2 Opens the Floodgates. Microprocessor Report, 2006."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598121"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.65"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346202"},{"key":"e_1_3_2_1_24_1","volume-title":"Tutorial with HPCA--13","author":"Solihin Y.","year":"2007","unstructured":"Y. Solihin , F. Guo , T. R. Puzak , and P. G. Emma . Practical Cache Performance Modeling for Computer Architects . In Tutorial with HPCA--13 , 2007 . Y. Solihin, F. Guo, T. R. Puzak, and P. G. Emma. Practical Cache Performance Modeling for Computer Architects. In Tutorial with HPCA--13, 2007."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2007.4362181"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555801","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555801"}},"subtitle":["challenges in and avenues for CMP scaling"],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":23,"alternative-id":["10.1145\/1555754.1555801","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555801","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555801","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}