{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:42Z","timestamp":1772164002558,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555804","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"395-405","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Performance and power of cache-based reconfigurable computing"],"prefix":"10.1145","author":[{"given":"Andrew","family":"Putnam","sequence":"first","affiliation":[{"name":"University of Washington, Seattle, WA, USA"}]},{"given":"Susan","family":"Eggers","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA, USA"}]},{"given":"Dave","family":"Bennett","sequence":"additional","affiliation":[{"name":"Xilinx, Inc., San Jose, CA, CA, USA"}]},{"given":"Eric","family":"Dellinger","sequence":"additional","affiliation":[{"name":"Xilinx, Inc., San Jose, CA, CA, USA"}]},{"given":"Jeff","family":"Mason","sequence":"additional","affiliation":[{"name":"Xilinx, Inc., San Jose, CA, CA, USA"}]},{"given":"Henry","family":"Styles","sequence":"additional","affiliation":[{"name":"Xilinx, Inc., San Jose, CA, CA, USA"}]},{"given":"Prasanna","family":"Sundararajan","sequence":"additional","affiliation":[{"name":"Xilinx, Inc., San Jose, CA, CA, USA"}]},{"given":"Ralph","family":"Wittig","sequence":"additional","affiliation":[{"name":"Xilinx, Inc., San Jose, CA, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250665"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095408.1095420"},{"key":"e_1_3_2_1_3_1","volume-title":"Handel-C Language Reference Manual","year":"2007","unstructured":"Handel-C Language Reference Manual , 4 th ed., Agility , 2007 . Handel-C Language Reference Manual, 4th ed., Agility, 2007.","edition":"4"},{"key":"e_1_3_2_1_4_1","volume-title":"Catapult Synthesis Datasheet","year":"2006","unstructured":"Catapult Synthesis Datasheet , 10 th ed., Mentor Graphics , 2006 . Catapult Synthesis Datasheet, 10th ed., Mentor Graphics, 2006.","edition":"10"},{"key":"e_1_3_2_1_5_1","volume-title":"Implementing C Algorithms in Reconfigurable Hardware Using C2Verilog,\" in FCCM: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines","author":"Soderman D.","year":"1998","unstructured":"D. Soderman and Y. Panchul , \" Implementing C Algorithms in Reconfigurable Hardware Using C2Verilog,\" in FCCM: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines , 1998 . D. Soderman and Y. Panchul, \"Implementing C Algorithms in Reconfigurable Hardware Using C2Verilog,\" in FCCM: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1998."},{"key":"e_1_3_2_1_7_1","unstructured":"S. M\u00f6hl \"The Mitrion-C Programming Language Mitrionics Inc. Tech. Rep. 2005.  S. M\u00f6hl \"The Mitrion-C Programming Language Mitrionics Inc. Tech. Rep. 2005."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.234"},{"key":"e_1_3_2_1_9_1","volume-title":"Compiling SA-C Programs to FPGAs: Performance Results,\" in ICVS: Proceedings of the Second International Workshop on Computer Vision Systems","author":"Draper B. A.","year":"2001","unstructured":"B. A. Draper , A. P. W. B\u00f6hm , J. Hammes , W. A. Najjar , J. R. Beveridge , C. Ross , M. Chawathe , M. Desai , and J. Bins , \" Compiling SA-C Programs to FPGAs: Performance Results,\" in ICVS: Proceedings of the Second International Workshop on Computer Vision Systems , 2001 . B. A. Draper, A. P. W. B\u00f6hm, J. Hammes, W. A. Najjar, J. R. Beveridge, C. Ross, M. Chawathe, M. Desai, and J. Bins, \"Compiling SA-C Programs to FPGAs: Performance Results,\" in ICVS: Proceedings of the Second International Workshop on Computer Vision Systems, 2001."},{"key":"e_1_3_2_1_10_1","volume-title":"Implementing a Virtex-4 FX C-to-HDL Hardware Coprocessor Accelerator in a PowerPC Design","year":"2007","unstructured":"Implementing a Virtex-4 FX C-to-HDL Hardware Coprocessor Accelerator in a PowerPC Design , 2 nd ed., Xilinx , 2007 . Implementing a Virtex-4 FX C-to-HDL Hardware Coprocessor Accelerator in a PowerPC Design, 2nd ed., Xilinx, 2007.","edition":"2"},{"key":"e_1_3_2_1_11_1","volume-title":"Stream-Oriented FPGA Computing in the Streams-C High Level Language,\" in FCCM: Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines","author":"Gokhale M. B.","year":"2000","unstructured":"M. B. Gokhale , J. M. Stone , J. Arnold , and M. Kalinowski , \" Stream-Oriented FPGA Computing in the Streams-C High Level Language,\" in FCCM: Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines , 2000 . M. B. Gokhale, J. M. Stone, J. Arnold, and M. Kalinowski, \"Stream-Oriented FPGA Computing in the Streams-C High Level Language,\" in FCCM: Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, 2000."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.110"},{"key":"e_1_3_2_1_13_1","author":"Budiu M.","year":"2004","unstructured":"M. Budiu , G. Venkataramani , T. Chelcea , and S. C. Goldstein , \"Spatial Computation,\" in SIGOPS Operating Systems Review , 2004 . M. Budiu, G. Venkataramani, T. Chelcea, and S. C. Goldstein, \"Spatial Computation,\" in SIGOPS Operating Systems Review, 2004.","journal-title":"\"Spatial Computation,\" in SIGOPS Operating Systems Review"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168878"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430572"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344720"},{"key":"e_1_3_2_1_17_1","volume-title":"Mathematish Centrum","author":"Veen A. H.","year":"1980","unstructured":"A. H. Veen , The Misconstrued Semicolon : Reconciling Imperative Languages and Dataflow Machines . Mathematish Centrum , 1980 . A. H. Veen, The Misconstrued Semicolon: Reconciling Imperative Languages and Dataflow Machines. Mathematish Centrum, 1980."},{"key":"e_1_3_2_1_18_1","volume-title":"The Unabridged Pentium 4","author":"MindShare I.","year":"2005","unstructured":"I. MindShare and T. Shanley , The Unabridged Pentium 4 . Addison-Wesley , 2005 . I. MindShare and T. Shanley, The Unabridged Pentium 4. Addison-Wesley, 2005."},{"key":"e_1_3_2_1_19_1","unstructured":"HyperTransport I\/O Technology Overview HyperTransportTM Consortium 2004.  HyperTransport I\/O Technology Overview HyperTransportTM Consortium 2004."},{"key":"e_1_3_2_1_20_1","volume-title":"DRC RPU110 Datasheet","year":"2007","unstructured":"DRC RPU110 Datasheet , 1 st ed., DRC Computer , 2007 . DRC RPU110 Datasheet, 1st ed., DRC Computer, 2007.","edition":"1"},{"key":"e_1_3_2_1_21_1","volume-title":"XD2000F FPGA Co-processor for AMD Socket F","year":"2007","unstructured":"XD2000F FPGA Co-processor for AMD Socket F , 1 st ed., XtremeData , 2007 . XD2000F FPGA Co-processor for AMD Socket F, 1st ed., XtremeData, 2007.","edition":"1"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216926"},{"key":"e_1_3_2_1_23_1","unstructured":"FSB-FPGA Integrated Development Platform Overview\" Nallatech 2008.  FSB-FPGA Integrated Development Platform Overview\" Nallatech 2008."},{"key":"e_1_3_2_1_24_1","unstructured":"Latency Comparison Between HyperTransport and PCI-Express In Communication Systems\" HyperTransport Consortium 2006.  Latency Comparison Between HyperTransport and PCI-Express In Communication Systems\" HyperTransport Consortium 2006."},{"key":"e_1_3_2_1_25_1","volume-title":"FPL: International Conference on Field Programmable Logic and Applications","author":"Trimberger S.","year":"2007","unstructured":"S. Trimberger , \" Redefining the FPGA,\" in FPL: International Conference on Field Programmable Logic and Applications , 2007 . S. Trimberger, \"Redefining the FPGA,\" in FPL: International Conference on Field Programmable Logic and Applications, 2007."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.30"},{"key":"e_1_3_2_1_27_1","volume-title":"Virtex-5 FPGA User Guide","year":"2008","unstructured":"Virtex-5 FPGA User Guide , 4 th ed., Xilinx , 2008 . Virtex-5 FPGA User Guide, 4th ed., Xilinx, 2008.","edition":"4"},{"key":"e_1_3_2_1_28_1","unstructured":"Quad-Core Intel Xeon Processor 7300 Series Intel 2007.  Quad-Core Intel Xeon Processor 7300 Series Intel 2007."},{"key":"e_1_3_2_1_29_1","volume-title":"Synopsys","author":"User CoCentric","year":"2003","unstructured":"CoCentric SystemC Compiler RTL User and Modeling Guide , 2003 ed ., Synopsys , 2003. CoCentric SystemC Compiler RTL User and Modeling Guide, 2003 ed., Synopsys, 2003."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192749"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"key":"e_1_3_2_1_32_1","volume-title":"Garp: a MIPS Processor with a Reconfigurable Coprocessor,\" in FCCM: Proceedings of the 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines","author":"Hauser J.","year":"1997","unstructured":"J. Hauser and J. Wawrzynek , \" Garp: a MIPS Processor with a Reconfigurable Coprocessor,\" in FCCM: Proceedings of the 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines , 1997 . J. Hauser and J. Wawrzynek, \"Garp: a MIPS Processor with a Reconfigurable Coprocessor,\" in FCCM: Proceedings of the 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines, 1997."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337559"},{"key":"e_1_3_2_1_34_1","volume-title":"NAPA C: Compiling for a Hybrid RISC\/FPGA Architecture,\" in FCCM: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines","author":"Gokhale M. B.","year":"1998","unstructured":"M. B. Gokhale and J. M. Stone , \" NAPA C: Compiling for a Hybrid RISC\/FPGA Architecture,\" in FCCM: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines , 1998 . M. B. Gokhale and J. M. Stone, \"NAPA C: Compiling for a Hybrid RISC\/FPGA Architecture,\" in FCCM: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1998."},{"key":"e_1_3_2_1_35_1","volume-title":"Nios II C2H Compiler Users Guide","year":"2007","unstructured":"Nios II C2H Compiler Users Guide , 1 st ed., Altera , 2007 . Nios II C2H Compiler Users Guide, 1st ed., Altera, 2007.","edition":"1"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300982"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555804","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555804"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":35,"alternative-id":["10.1145\/1555754.1555804","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555804","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555804","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}