{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:57Z","timestamp":1772163957656,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555805","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"406-417","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["A memory system design framework"],"prefix":"10.1145","author":[{"given":"Amin","family":"Firoozshahian","sequence":"first","affiliation":[{"name":"Hicamp Systems Inc., Menlo Park, CA, USA"}]},{"given":"Alex","family":"Solomatnikov","sequence":"additional","affiliation":[{"name":"Hicamp Systems Inc., Menlo Park, CA, USA"}]},{"given":"Ofer","family":"Shacham","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Zain","family":"Asgar","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Stephen","family":"Richardson","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Mark","family":"Horowitz","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_2_1","volume-title":"August","author":"Grohoski G.","year":"2006","unstructured":"G. Grohoski , \"Niagara-2 : A Highly Threaded Server-on-a-Chip,\" 18th Hot Chips Symposium , August 2006 . G. Grohoski, \"Niagara-2: A Highly Threaded Server-on-a-Chip,\" 18th Hot Chips Symposium, August 2006."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"e_1_3_2_1_4_1","first-page":"184","article-title":"The Design and Implementation of a First-Generation CELL Processor","volume":"1","author":"Pham D.","year":"2005","unstructured":"D. Pham , S. Asano , M. Bolliger , M.N. Day , H.P. Hofstee , C. Johns , J. Kahle , A. Kameyama , J. Keaty , Y. Masubuchi , M. Riley , D. Shippy , D. Stasiak , M. Suzuoki , M. Wang , J. Warnock , S. Weitzel , D. Wendel , T. Yamazaki , K. Yazawa , \" The Design and Implementation of a First-Generation CELL Processor ,\" Digest of Technical Papers, ISSCC , Vol. 1 , pp. 184 -- 185 , February 2005 . D. Pham, S. Asano, M. Bolliger, M.N. Day, H.P. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Riley, D. Shippy, D. Stasiak, M. Suzuoki, M. Wang, J. Warnock, S. Weitzel, D. Wendel, T. Yamazaki, K. Yazawa, \"The Design and Implementation of a First-Generation CELL Processor,\" Digest of Technical Papers, ISSCC, Vol. 1, pp. 184--185, February 2005.","journal-title":"Digest of Technical Papers, ISSCC"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1082469.1082471"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339673"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_3_2_1_10_1","first-page":"102","author":"L. Hammond","year":"2004","unstructured":"L. Hammond et al. , Transactional Memory Coherence and Consistency, ISCA-31 , p. 102 , June 2004 . L. Hammond et al., Transactional Memory Coherence and Consistency, ISCA-31, p. 102, June 2004.","journal-title":"Transactional Memory Coherence and Consistency, ISCA-31"},{"key":"e_1_3_2_1_11_1","first-page":"254","article-title":"LogTM: Log-Based Transactional Memory","author":"Moore K.E.","year":"2006","unstructured":"K.E. Moore , J. Bobba , M.J. Moravan , M.D. Hill , D.A. Wood , \" LogTM: Log-Based Transactional Memory ,\" HPCA-12 , pp. 254 -- 265 , 2006 . K.E. Moore, J. Bobba, M.J. Moravan, M.D. Hill, D.A. Wood, \"LogTM: Log-Based Transactional Memory,\" HPCA-12, pp. 254--265, 2006.","journal-title":"HPCA-12"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192062"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192056"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"J.R. Larus R. Rajwar \"Transactional Memory \" Synthesis Lectures On Computer Architecture Morgan&Claypool Publishers 2007.   J.R. Larus R. Rajwar \"Transactional Memory \" Synthesis Lectures On Computer Architecture Morgan&Claypool Publishers 2007.","DOI":"10.1007\/978-3-031-01719-3"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"e_1_3_2_1_16_1","unstructured":"Tensilica Webpage: http:\/\/www.tensilica.com\/  Tensilica Webpage: http:\/\/www.tensilica.com\/"},{"key":"e_1_3_2_1_17_1","volume-title":"A Hardware\/Software Approach","author":"Culler D.","year":"1999","unstructured":"D. Culler , J.P. Singh , A. Gupta , Parallel Computer Architecture , A Hardware\/Software Approach , Morgan-Kaufman Publishers Inc , 1999 . D. Culler, J.P. Singh, A. Gupta, Parallel Computer Architecture, A Hardware\/Software Approach, Morgan-Kaufman Publishers Inc, 1999."},{"key":"e_1_3_2_1_18_1","first-page":"70","volume-title":"HPCA-5","author":"Carter J.B.","year":"1999","unstructured":"J.B. Carter , W.C. Hsieh , L.B. Stoller , M.R. Swanson , L. Zhang , E.L. Brunvand , A. Davis , C.-C. Kuo , R. Kuramkote , M.A. Parker , L. Schaelicke , and T. Tateyama , Impulse: Building a Smarter Memory Controller , HPCA-5 , pp 70 -- 79 , 1999 . J.B. Carter, W.C. Hsieh, L.B. Stoller, M.R. Swanson, L. Zhang, E.L. Brunvand, A. Davis, C.-C. Kuo, R. Kuramkote, M.A. Parker, L. Schaelicke, and T. Tateyama, Impulse: Building a Smarter Memory Controller, HPCA-5, pp 70--79, 1999."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.656100"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223985"},{"key":"e_1_3_2_1_21_1","first-page":"491","volume-title":"ICCD","author":"Narayanasamy S.","year":"2006","unstructured":"S. Narayanasamy , B. Carneal , B. Calder , Patching Processor Design Errors , ICCD , pp. 491 -- 498 , October 2006 . S. Narayanasamy, B. Carneal, B. Calder, Patching Processor Design Errors, ICCD, pp. 491--498, October 2006."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.41"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907239"},{"key":"e_1_3_2_1_24_1","first-page":"145","article-title":"High-Throughput Coherence Controllers","author":"Nanda A.K.","year":"2000","unstructured":"A.K. Nanda , A.-T. Nguyen , M.M. Michael , D.J. Joseph , \" High-Throughput Coherence Controllers ,\" HPCA-6 , pp. 145 -- 155 , 2000 . A.K. Nanda, A.-T. Nguyen, M.M. Michael, D.J. Joseph, \"High-Throughput Coherence Controllers,\" HPCA-6, pp. 145--155, 2000.","journal-title":"HPCA-6"},{"key":"e_1_3_2_1_25_1","first-page":"194","volume-title":"PACT-12","author":"Nguyen A.-T.","year":"2003","unstructured":"A.-T. Nguyen , J. Torrellas , Design Trade-Offs in High-Throughput Coherence Controllers , PACT-12 , p. 194 , 2003 . A.-T. Nguyen, J. Torrellas, Design Trade-Offs in High-Throughput Coherence Controllers, PACT-12, p. 194, 2003."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264203"},{"key":"e_1_3_2_1_27_1","unstructured":"IBM tutorial \"Cell Broadband Engine solution Software Development Kit v3.1: SPE configuration.\"  IBM tutorial \"Cell Broadband Engine solution Software Development Kit v3.1: SPE configuration.\""},{"key":"e_1_3_2_1_28_1","unstructured":"http:\/\/publib.boulder.ibm.com\/infocenter\/systems\/scope\/syssw\/index.jsp?topic=\/eiccj\/tutorial\/cbet_3memfc.html  http:\/\/publib.boulder.ibm.com\/infocenter\/systems\/scope\/syssw\/index.jsp?topic=\/eiccj\/tutorial\/cbet_3memfc.html"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.43"},{"key":"e_1_3_2_1_30_1","unstructured":"Sun Microsystems Inc. \"OpenSPARC(tm) T1 Microarchitecture Specification \" Part No. 819-6650-10 August 2006 Revision A. http:\/\/opensparc-t1.sunsource.net\/ specs\/OpenSPARCT1_Micro_Arch.pdf  Sun Microsystems Inc. \"OpenSPARC(tm) T1 Microarchitecture Specification \" Part No. 819-6650-10 August 2006 Revision A. http:\/\/opensparc-t1.sunsource.net\/ specs\/OpenSPARCT1_Micro_Arch.pdf"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555805","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555805","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555805"}},"subtitle":["creating smart memories"],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":30,"alternative-id":["10.1145\/1555754.1555805","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555805","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555805","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}