{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:32Z","timestamp":1772163992628,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,20]],"date-time":"2009-06-20T00:00:00Z","timestamp":1245456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,20]]},"DOI":"10.1145\/1555754.1555813","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"474-483","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Boosting single-thread performance in multi-core systems through fine-grain multi-threading"],"prefix":"10.1145","author":[{"given":"Carlos","family":"Madriles","sequence":"first","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"L\u00f3pez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep M.","family":"Codina","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enric","family":"Gibert","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Latorre","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alejandro","family":"Martinez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ra\u00fal","family":"Martinez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Gonzalez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs - Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290988"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.31"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339696"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/520793.825753"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.363382"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303010"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065043"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822729"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996851"},{"issue":"4","key":"e_1_3_2_1_13_1","first-page":"5","volume":"49","author":"Kahle J. A.","year":"2005","unstructured":"J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , and D. Shippy , Introduction to the Cell Multiprocessor, IBM Journal of Research and Development , v. 49 n. 4 \/ 5 , p.589--604, July 2005 J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, Introduction to the Cell Multiprocessor, IBM Journal of Research and Development, v.49 n.4\/5, p.589--604, July 2005","journal-title":"Introduction to the Cell Multiprocessor, IBM Journal of Research and Development"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/224170.224229"},{"key":"e_1_3_2_1_15_1","author":"Kernighan B.","year":"1970","unstructured":"B. Kernighan , and S. Lin , An Efficient Heuristic Procedure for Partitioning of Electrical Circuits, in Bell System Technical Journal , 1970 B. Kernighan, and S. Lin, An Efficient Heuristic Procedure for Partitioning of Electrical Circuits, in Bell System Technical Journal, 1970","journal-title":"An Efficient Heuristic Procedure for Partitioning of Electrical Circuits, in Bell System Technical Journal"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277852"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006254"},{"key":"e_1_3_2_1_18_1","volume-title":"Procs. of the Symp. on High Performance Computer Architectures","author":"Marcuello P.","year":"2002","unstructured":"P. Marcuello , and A. Gonz\u00e1lez , Thread-Spawning Schemes for Speculative Multithreaded Architectures , in Procs. of the Symp. on High Performance Computer Architectures , 2002 P. Marcuello, and A. Gonz\u00e1lez, Thread-Spawning Schemes for Speculative Multithreaded Architectures, in Procs. of the Symp. on High Performance Computer Architectures, 2002"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774863"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1002.02"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.26"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379264"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299110"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774871"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346182"}],"event":{"name":"ISCA '09: The 36th Annual International Symposium on Computer Architecture","location":"Austin TX USA","acronym":"ISCA '09","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 36th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555813","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1555754.1555813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:26Z","timestamp":1750238966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1555754.1555813"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,20]]},"references-count":26,"alternative-id":["10.1145\/1555754.1555813","10.1145\/1555754"],"URL":"https:\/\/doi.org\/10.1145\/1555754.1555813","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1555815.1555813","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,20]]},"assertion":[{"value":"2009-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}