{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:07Z","timestamp":1750307527145,"version":"3.41.0"},"reference-count":46,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["BE 1176\/14-1"],"award-info":[{"award-number":["BE 1176\/14-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2009,8]]},"abstract":"<jats:p>A high-performance resistive bridging fault simulator SUPERB (Simulator Utilizing Parallel Evaluation of Resistive Bridges) is proposed. It is based on fault sectioning in combination with parallel-pattern or parallel-fault multiple-stuck-at simulation. It outperforms a conventional interval-based resistive bridging fault simulator by three orders of magnitude while delivering identical results. Further competing tools are outperformed by several orders of magnitude. Industrial-size circuits, including a multi-million-gates design, could be simulated with runtimes within an order of magnitude of the runtimes for pattern-parallel stuck-at fault simulation.<\/jats:p>","DOI":"10.1145\/1562514.1596831","type":"journal-article","created":{"date-parts":[[2009,8,25]],"date-time":"2009-08-25T18:02:02Z","timestamp":1251223322000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["SUPERB"],"prefix":"10.1145","volume":"14","author":[{"given":"Piet","family":"Engelke","sequence":"first","affiliation":[{"name":"Albert-Ludwigs-University, Freiburg, i. Br., Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[{"name":"Albert-Ludwigs-University, Freiburg, i. Br., Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[{"name":"LIRMM\u2014UMII, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juergen","family":"Schloeffel","sequence":"additional","affiliation":[{"name":"Mentor Graphics Development, Hamburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bettina","family":"Braitling","sequence":"additional","affiliation":[{"name":"Albert-Ludwigs-University, Freiburg, i. Br., Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[{"name":"Albert-Ludwigs-University, Freiburg, i. Br., Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,8,28]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/648017.744470"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270127"},{"volume-title":"Proceedings of the VLSI Test Symposium, 95--104","author":"Chang Y.-S.","key":"e_1_2_1_3_1","unstructured":"Chang , Y.-S. , Gupta , S. K. , and Breuer , M. A . 1999. Test generation for ground bounce in internal logic circuitry . In Proceedings of the VLSI Test Symposium, 95--104 . Chang, Y.-S., Gupta, S. K., and Breuer, M. A. 1999. Test generation for ground bounce in internal logic circuitry. In Proceedings of the VLSI Test Symposium, 95--104."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.6"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design, 347--353","author":"Cheung H.","key":"e_1_2_1_5_1","unstructured":"Cheung , H. and Gupta , S. K . 2007. Accurate modeling and fault simulation of byzantine resistive bridges . In Proceedings of the IEEE International Conference on Computer Design, 347--353 . Cheung, H. and Gupta, S. K. 2007. Accurate modeling and fault simulation of byzantine resistive bridges. In Proceedings of the IEEE International Conference on Computer Design, 347--353."},{"volume-title":"Proceedings of the Asian Test Symposium, 433--438","author":"Engelke P.","key":"e_1_2_1_6_1","unstructured":"Engelke , P. , Braitling , B. , Polian , I. , Renovell , M. , and Becker , B . 2007. SUPERB: Simulator utilizing parallel evaluation of resistive bridges . In Proceedings of the Asian Test Symposium, 433--438 . Engelke, P., Braitling, B., Polian, I., Renovell, M., and Becker, B. 2007. SUPERB: Simulator utilizing parallel evaluation of resistive bridges. In Proceedings of the Asian Test Symposium, 433--438."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-6392-x"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871626"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403527"},{"volume-title":"Proceedings of the International Test Conference, 865--873","author":"Favalli M.","key":"e_1_2_1_10_1","unstructured":"Favalli , M. , Dalpasso , M. , Olivo , P. , and Ricc\u00f2 , B . 1993. Analysis of dynamic effects of resistive bridging faults in CMOS and BiCMOS digital ICs . In Proceedings of the International Test Conference, 865--873 . Favalli, M., Dalpasso, M., Olivo, P., and Ricc\u00f2, B. 1993. Analysis of dynamic effects of resistive bridging faults in CMOS and BiCMOS digital ICs. In Proceedings of the International Test Conference, 865--873."},{"volume-title":"Proceedings of the International Test Conference, 492--499","author":"Ferguson F. J.","key":"e_1_2_1_11_1","unstructured":"Ferguson , F. J. and Larrabee , T . 1991. Test pattern generation for realistic bridge fault in CMOS ICs . In Proceedings of the International Test Conference, 492--499 . Ferguson, F. J. and Larrabee, T. 1991. Test pattern generation for realistic bridge fault in CMOS ICs. In Proceedings of the International Test Conference, 492--499."},{"volume-title":"Proceedings of the International Test Conference, 475--484","author":"Ferguson F. J.","key":"e_1_2_1_12_1","unstructured":"Ferguson , F. J. and Shen , J . 1988. Extraction and simulation of realistic CMOS faults using inductive fault analysis . In Proceedings of the International Test Conference, 475--484 . Ferguson, F. J. and Shen, J. 1988. Extraction and simulation of realistic CMOS faults using inductive fault analysis. In Proceedings of the International Test Conference, 475--484."},{"volume-title":"Proceedings of the International Conference on CAD, 268--271","author":"Greenstein G. S.","key":"e_1_2_1_13_1","unstructured":"Greenstein , G. S. and Patel , J. H . 1992. E-PROOFS: A CMOS bridging fault simulator . In Proceedings of the International Conference on CAD, 268--271 . Greenstein, G. S. and Patel, J. H. 1992. E-PROOFS: A CMOS bridging fault simulator. In Proceedings of the International Conference on CAD, 268--271."},{"volume-title":"Proceedings of the VLSI Test Symposium, 268--274","author":"Grimaila M. R.","key":"e_1_2_1_14_1","unstructured":"Grimaila , M. R. , Lee , S. , Dworak , J. , Butler , K. M. , Stewart , B. , Balachandran , H. , Houchins , B. , Mathur , V. , Park , J. , Wang , L.-C. , and Mercer , M. R . 1999. REDO-random excitation and deterministic observation--first commercial experiment . In Proceedings of the VLSI Test Symposium, 268--274 . Grimaila, M. R., Lee, S., Dworak, J., Butler, K. M., Stewart, B., Balachandran, H., Houchins, B., Mathur, V., Park, J., Wang, L.-C., and Mercer, M. R. 1999. REDO-random excitation and deterministic observation--first commercial experiment. In Proceedings of the VLSI Test Symposium, 268--274."},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the International Test Conference, 292--301","author":"Hao H.","year":"1991","unstructured":"Hao , H. and McCluskey , E. J. 1991 . Resistive shorts within CMOS gates . In Proceedings of the International Test Conference, 292--301 . Hao, H. and McCluskey, E. J. 1991. Resistive shorts within CMOS gates. In Proceedings of the International Test Conference, 292--301."},{"volume-title":"Proceedings of the International Test Conference, 413--425","author":"Hawkins C. F.","key":"e_1_2_1_16_1","unstructured":"Hawkins , C. F. , Soden , J. , Righter , A. , and Ferguson , F. J . 1994. Defect classes: An overdue paradigm for CMOS IC testing . In Proceedings of the International Test Conference, 413--425 . Hawkins, C. F., Soden, J., Righter, A., and Ferguson, F. J. 1994. Defect classes: An overdue paradigm for CMOS IC testing. In Proceedings of the International Test Conference, 413--425."},{"key":"e_1_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Khare J. and Maly W. 1996. From Contamination to Defects Faults and Yield Loss. Kluwer Academic Publisher.   Khare J. and Maly W. 1996. From Contamination to Defects Faults and Yield Loss. Kluwer Academic Publisher.","DOI":"10.1007\/978-1-4613-1377-9"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217553"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.913759"},{"volume-title":"Proceedings of the VLSI Test Symposium. 105--110","author":"Lee C.","key":"e_1_2_1_20_1","unstructured":"Lee , C. and Walker , D. M. H. 2000. PROBE: A PPSFP simulator for resistive bridging faults . In Proceedings of the VLSI Test Symposium. 105--110 . Lee, C. and Walker, D. M. H. 2000. PROBE: A PPSFP simulator for resistive bridging faults. In Proceedings of the VLSI Test Symposium. 105--110."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944036"},{"volume-title":"Proceedings of the International Test Conference, 767--775","author":"Liao Y.","key":"e_1_2_1_22_1","unstructured":"Liao , Y. and Walker , D. M. H. 1996. Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages . In Proceedings of the International Test Conference, 767--775 . Liao, Y. and Walker, D. M. H. 1996. Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages. In Proceedings of the International Test Conference, 767--775."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/648017.744461"},{"volume-title":"Proceedings of the International Test Conference, 510--519","author":"Maeda T.","key":"e_1_2_1_24_1","unstructured":"Maeda , T. and Kinoshita , K . 2000. Precise test generation for resistive bridging faults of CMOS combinational circuits . In Proceedings of the International Test Conference, 510--519 . Maeda, T. and Kinoshita, K. 2000. Precise test generation for resistive bridging faults of CMOS combinational circuits. In Proceedings of the International Test Conference, 510--519."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37914"},{"volume-title":"Proceedings of the International Test Conference, 63--72","author":"Maxwell P. C.","key":"e_1_2_1_26_1","unstructured":"Maxwell , P. C. and Aitken , R. C . 1993. Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds . In Proceedings of the International Test Conference, 63--72 . Maxwell, P. C. and Aitken, R. C. 1993. Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds. In Proceedings of the International Test Conference, 63--72."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224020"},{"volume-title":"Proceedings of the International Test Conference, 411--418","author":"Millman S. D.","key":"e_1_2_1_28_1","unstructured":"Millman , S. D. and Garvey , S. J. P. 1991. An accurate bridging fault test pattern generator . In Proceedings of the International Test Conference, 411--418 . Millman, S. D. and Garvey, S. J. P. 1991. An accurate bridging fault test pattern generator. In Proceedings of the International Test Conference, 411--418."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.158"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.65"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-5287-6"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.72"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040141"},{"volume-title":"Proceedings of the International Test Conference, 54--62","author":"Rearick J.","key":"e_1_2_1_34_1","unstructured":"Rearick , J. and Patel , J. H . 1993. Fast and accurate CMOS bridging fault simulation . In Proceedings of the International Test Conference, 54--62 . Rearick, J. and Patel, J. H. 1993. Fast and accurate CMOS bridging fault simulation. In Proceedings of the International Test Conference, 54--62."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.644620"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008336919671"},{"volume-title":"Proceedings of the VLSI Test Symposium, 392--397","author":"Renovell M.","key":"e_1_2_1_37_1","unstructured":"Renovell , M. , Huc , P. , and Bertrand , Y . 1994. CMOS bridge fault modeling . In Proceedings of the VLSI Test Symposium, 392--397 . Renovell, M., Huc, P., and Bertrand, Y. 1994. CMOS bridge fault modeling. In Proceedings of the VLSI Test Symposium, 392--397."},{"volume-title":"Proceedings of the VLSI Test Symposium, 184--189","author":"Renovell M.","key":"e_1_2_1_38_1","unstructured":"Renovell , M. , Huc , P. , and Bertrand , Y . 1995. The concept of resistance interval: A new parametric model for resistive bridging fault . In Proceedings of the VLSI Test Symposium, 184--189 . Renovell, M., Huc, P., and Bertrand, Y. 1995. The concept of resistance interval: A new parametric model for resistive bridging fault. In Proceedings of the VLSI Test Symposium, 184--189."},{"volume-title":"Proceedings of the International Test Conference, 892--899","author":"Rodr\u00edguez-Monta\u00f1\u00e9s R.","key":"e_1_2_1_39_1","unstructured":"Rodr\u00edguez-Monta\u00f1\u00e9s , R. , Bruls , E. M. J. G. , and Figueras , J . 1992. Bridging defects resistance measurements in a CMOS process . In Proceedings of the International Test Conference, 892--899 . Rodr\u00edguez-Monta\u00f1\u00e9s, R., Bruls, E. M. J. G., and Figueras, J. 1992. Bridging defects resistance measurements in a CMOS process. In Proceedings of the International Test Conference, 892--899."},{"volume-title":"Proceedings of the International Symposium Defect and Fault Tolerance in VLSI Systems, 102--107","author":"Sar-Dessai V.","key":"e_1_2_1_40_1","unstructured":"Sar-Dessai , V. and Walker , D. M. H. 1998. Accurate fault modeling and fault simulation of resistive bridges . In Proceedings of the International Symposium Defect and Fault Tolerance in VLSI Systems, 102--107 . Sar-Dessai, V. and Walker, D. M. H. 1998. Accurate fault modeling and fault simulation of resistive bridges. In Proceedings of the International Symposium Defect and Fault Tolerance in VLSI Systems, 102--107."},{"volume-title":"Proceedings of the International Test Conference, 596--605","author":"Sar-Dessai V.","key":"e_1_2_1_41_1","unstructured":"Sar-Dessai , V. and Walker , D. M. H. 1999. Resistive bridge fault modeling, simulation and test generation . In Proceedings of the International Test Conference, 596--605 . Sar-Dessai, V. and Walker, D. M. H. 1999. Resistive bridge fault modeling, simulation and test generation. In Proceedings of the International Test Conference, 596--605."},{"key":"e_1_2_1_42_1","unstructured":"Sengupta S. Kundu S. Chakravarty S. Paravathala P. Galivanche R. Kosonocky G. Rodgers M. and Mak T. M. 1999. Defect-based test: A key enabler for successful migration to structural test. Intel Technol. J. 1.  Sengupta S. Kundu S. Chakravarty S. Paravathala P. Galivanche R. Kosonocky G. Rodgers M. and Mak T. M. 1999. Defect-based test: A key enabler for successful migration to structural test. Intel Technol. J. 1."},{"volume-title":"Proceedings of the Asian Test Symposium, 76--81","author":"Shinogi T.","key":"e_1_2_1_43_1","unstructured":"Shinogi , T. , Kanbayashi , T. , Yoshikawa , T. , Tsuruoka , S. , and Hayashi , T . 2001. Faulty resistance sectioning technique for resistive bridging fault ATPG systems . In Proceedings of the Asian Test Symposium, 76--81 . Shinogi, T., Kanbayashi, T., Yoshikawa, T., Tsuruoka, S., and Hayashi, T. 2001. Faulty resistance sectioning technique for resistive bridging fault ATPG systems. In Proceedings of the Asian Test Symposium, 76--81."},{"volume-title":"Proceedings of the IEEE International Workshop on Current and Defect-Based Testing. 11--16","author":"Spica M.","key":"e_1_2_1_44_1","unstructured":"Spica , M. , Tripp , M. , and Roeder , R . 2001. A new understanding of bridge defect resistances and process interactions from correlating inductive fault analysis predictions to empirical test results . In Proceedings of the IEEE International Workshop on Current and Defect-Based Testing. 11--16 . Spica, M., Tripp, M., and Roeder, R. 2001. A new understanding of bridge defect resistances and process interactions from correlating inductive fault analysis predictions to empirical test results. In Proceedings of the IEEE International Workshop on Current and Defect-Based Testing. 11--16."},{"volume-title":"Proceedings of the International Test Conference, 83--91","author":"Vierhaus H.","key":"e_1_2_1_45_1","unstructured":"Vierhaus , H. , Meyer , W. , and Gl\u00e4ser , U . 1993. CMOS bridges and resistive transistor faults: IDDQ versus delay effects . In Proceedings of the International Test Conference, 83--91 . Vierhaus, H., Meyer, W., and Gl\u00e4ser, U. 1993. CMOS bridges and resistive transistor faults: IDDQ versus delay effects. In Proceedings of the International Test Conference, 83--91."},{"volume-title":"Proceedings of the International Test Conference, 750--759","author":"Zachariah S. T.","key":"e_1_2_1_46_1","unstructured":"Zachariah , S. T. and Chakravarty , S . 2000. A scalable and efficient methodology to extract two node bridges from large industrial circuits . In Proceedings of the International Test Conference, 750--759 . Zachariah, S. T. and Chakravarty, S. 2000. A scalable and efficient methodology to extract two node bridges from large industrial circuits. In Proceedings of the International Test Conference, 750--759."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1562514.1596831","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1562514.1596831","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:05Z","timestamp":1750249385000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1562514.1596831"}},"subtitle":["Simulator utilizing parallel evaluation of resistive bridges"],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":46,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2009,8]]}},"alternative-id":["10.1145\/1562514.1596831"],"URL":"https:\/\/doi.org\/10.1145\/1562514.1596831","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2009,8]]},"assertion":[{"value":"2008-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}