{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:14Z","timestamp":1750307534203,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,7,6]],"date-time":"2009-07-06T00:00:00Z","timestamp":1246838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,7,6]]},"DOI":"10.1145\/1565824.1565826","type":"proceedings-article","created":{"date-parts":[[2009,7,8]],"date-time":"2009-07-08T17:34:19Z","timestamp":1247074459000},"page":"10-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["An efficient lock-aware transactional memory implementation"],"prefix":"10.1145","author":[{"given":"Justin E.","family":"Gottschlich","sequence":"first","affiliation":[{"name":"University of Colorado at Boulder"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeremy G.","family":"Siek","sequence":"additional","affiliation":[{"name":"University of Colorado at Boulder"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manish","family":"Vachharajani","sequence":"additional","affiliation":[{"name":"University of Colorado at Boulder"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dwight Y.","family":"Winkler","sequence":"additional","affiliation":[{"name":"Nodeka, LLC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel A.","family":"Connors","sequence":"additional","affiliation":[{"name":"Colorado State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,7,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229439"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/365559.365617"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1512762.1512768"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400848"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the Fourth International Conference on Boost Libraries (BoostCon).","author":"Gottschlich J. E.","year":"2009","unstructured":"J. E. Gottschlich , J. G. Siek , P. J. Rogers , and M. Vachharajani . Toward simplified parallel support in C++ . In Proceedings of the Fourth International Conference on Boost Libraries (BoostCon). May 2009 . J. E. Gottschlich, J. G. Siek, P. J. Rogers, and M. Vachharajani. Toward simplified parallel support in C++. In Proceedings of the Fourth International Conference on Boost Libraries (BoostCon). May 2009."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065952"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345237"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_9_1","volume-title":"The Art of Multiprocessor Programming","author":"Herlihy M.","year":"2008","unstructured":"M. Herlihy and N. Shavit . The Art of Multiprocessor Programming . Elsevier, Inc. , 2008 . M. Herlihy and N. Shavit. The Art of Multiprocessor Programming. Elsevier, Inc., 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.2200\/S00070ED1V01Y200611CAC002"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345240"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1354135"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2006.05.010"},{"key":"e_1_3_2_1_14_1","volume-title":"Workshop on High Performance Transaction Systems","author":"Rajwar R.","year":"2003","unstructured":"R. Rajwar and P. A. Bernstein . Atomic transactional execution in hardware: A new high performance abstraction for databases . In Workshop on High Performance Transaction Systems , 2003 . R. Rajwar and P. A. Bernstein. Atomic transactional execution in hardware: A new high performance abstraction for databases. In Workshop on High Performance Transaction Systems, 2003."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1294261.1294271"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504199"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 3rd ACM SIGPLAN Workshop on Transactional Computing.","author":"Spear M. F.","year":"2008","unstructured":"M. F. Spear , M. M. Michael , and M. L. Scott . Inevitability mechanisms for software transactional memory . In Proceedings of the 3rd ACM SIGPLAN Workshop on Transactional Computing. Feb 2008 . M. F. Spear, M. M. Michael, and M. L. Scott. Inevitability mechanisms for software transactional memory. In Proceedings of the 3rd ACM SIGPLAN Workshop on Transactional Computing. Feb 2008."},{"key":"e_1_3_2_1_19_1","volume-title":"ACM SIGPLAN Workshop on Transactional Computing","author":"Volos H.","year":"2008","unstructured":"H. Volos , N. Goyal , and M. M. Swift . Pathological interaction of locks with transactional memory . In ACM SIGPLAN Workshop on Transactional Computing , February 2008 . H. Volos, N. Goyal, and M. M. Swift. Pathological interaction of locks with transactional memory. In ACM SIGPLAN Workshop on Transactional Computing, February 2008."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378584"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70592-5_7"},{"key":"e_1_3_2_1_22_1","first-page":"48","volume-title":"Proceedings of the Fourth Workshop on Duplicating, Deconstructing, and Debunking","author":"Zilles C.","year":"2005","unstructured":"C. Zilles and D. Flint . Challenges to providing performance isolation in transactional memories . In Proceedings of the Fourth Workshop on Duplicating, Deconstructing, and Debunking , pages 48 -- 55 , Jun 2005 . C. Zilles and D. Flint. Challenges to providing performance isolation in transactional memories. In Proceedings of the Fourth Workshop on Duplicating, Deconstructing, and Debunking, pages 48--55, Jun 2005."}],"event":{"name":"ECOOP '09: European Conference on Object-Oriented Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGSOFT ACM Special Interest Group on Software Engineering"],"location":"Genova Italy","acronym":"ECOOP '09"},"container-title":["Proceedings of the 4th workshop on the Implementation, Compilation, Optimization of Object-Oriented Languages and Programming Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1565824.1565826","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1565824.1565826","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:15Z","timestamp":1750249395000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1565824.1565826"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,6]]},"references-count":22,"alternative-id":["10.1145\/1565824.1565826","10.1145\/1565824"],"URL":"https:\/\/doi.org\/10.1145\/1565824.1565826","relation":{},"subject":[],"published":{"date-parts":[[2009,7,6]]},"assertion":[{"value":"2009-07-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}