{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:08Z","timestamp":1750307528961,"version":"3.41.0"},"reference-count":20,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0541164"],"award-info":[{"award-number":["CCF-0541164"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2009,9]]},"abstract":"<jats:p>Computer architects need to run cycle-accurate performance models of processors orders of magnitude faster. We discuss why the speedup on traditional multicores is limited, and why FPGAs represent a good vehicle to achieve a dramatic performance improvement over software models. This article introduces A-Port Networks, a simulation scheme designed to expose the fine-grained parallelism inherent in performance models and efficiently exploit them using FPGAs.<\/jats:p>","DOI":"10.1145\/1575774.1575775","type":"journal-article","created":{"date-parts":[[2009,10,6]],"date-time":"2009-10-06T18:18:59Z","timestamp":1254853139000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["A-Port Networks"],"prefix":"10.1145","volume":"2","author":[{"given":"Michael","family":"Pellauer","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muralidaran","family":"Vijayaraghavan","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Adler","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Arvind","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology and Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,9]]},"reference":[{"volume-title":"Ramp: Research accelerator for multiple processors---a community vision for a shared experimental parallel hw\/sw platform. Tech. rep","year":"2006","author":"Arvind","key":"e_1_2_1_1_1"},{"volume-title":"Proceedings of the Boston Area Archictecture Workshop (BARC).","author":"Barr K. C.","key":"e_1_2_1_2_1"},{"volume-title":"Proceedings of the 1st International Conference on Distributed Systems.","year":"1979","author":"Bryant R.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/358598.358613"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331723"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201907)","author":"Chiou D.","key":"e_1_2_1_7_1"},{"volume-title":"Proceedings of the 11th International Symposium on Field Programmable Gate Arrays (FPGA\u201908)","author":"Chung E.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-0000(71)80013-2"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"e_1_2_1_11_1","unstructured":"Gibeling G. Schultz A. and Asanovic K. 2006. The ramp architecture and description language. Tech. rep. University of California Berkeley.  Gibeling G. Schultz A. and Asanovic K. 2006. The ramp architecture and description language. Tech. rep. University of California Berkeley."},{"key":"e_1_2_1_12_1","unstructured":"Kahn G. 1974. The Semantics of a Simple Language for Parallel Programming. In J. L. Rosenfeld Ed. Information Processing North Holland 471--475.  Kahn G. 1974. The Semantics of a Simple Language for Parallel Programming. In J. L. Rosenfeld Ed. Information Processing North Holland 471--475."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344685"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510733"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598110"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/800263.809185"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611833"},{"volume-title":"Proceedings of the Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO\u201907)","author":"Wawrzynek J.","key":"e_1_2_1_19_1"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD\u201904)","author":"Wunderlich R. E.","key":"e_1_2_1_20_1"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1575774.1575775","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1575774.1575775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:08Z","timestamp":1750249388000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1575774.1575775"}},"subtitle":["Preserving the Timed Behavior of Synchronous Systems for Modeling on FPGAs"],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2009,9]]}},"alternative-id":["10.1145\/1575774.1575775"],"URL":"https:\/\/doi.org\/10.1145\/1575774.1575775","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2009,9]]},"assertion":[{"value":"2008-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}