{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:01Z","timestamp":1750308781333,"version":"3.41.0"},"reference-count":27,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2009,5,23]],"date-time":"2009-05-23T00:00:00Z","timestamp":1243036800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2009,5,23]]},"abstract":"<jats:p>The introduction of multicore microprocessors in the recent years has made it imperative to use cycleaccurate and full-system simulators in the architecture research community. We introduce MPTLsim - a multicore simulator for the X86 ISA that meets this need. MPTLsim is a uop-accurate, cycle-accurate, full-system simulator for multicore designs based on the X86-64 ISA. MPTLsim extends PTLsim, a publicly available single core simulator, with a host of additional features to support hyperthreading within a core and multiple cores, with detailed models for caches, on-chip interconnections and the memory data flow. MPTLsim incorporates detailed simulation models for cache controllers, interconnections and has built-in implementations of a number of cache coherency protocols.<\/jats:p>","DOI":"10.1145\/1577129.1577132","type":"journal-article","created":{"date-parts":[[2009,7,28]],"date-time":"2009-07-28T12:43:55Z","timestamp":1248785035000},"page":"2-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["MPTLsim"],"prefix":"10.1145","volume":"37","author":[{"given":"Hui","family":"Zeng","sequence":"first","affiliation":[{"name":"State University of New York, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matt","family":"Yourst","sequence":"additional","affiliation":[{"name":"State University of New York, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanad","family":"Ghose","sequence":"additional","affiliation":[{"name":"State University of New York, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[{"name":"State University of New York, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,7,23]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"volume-title":"ASPLOS 2008 tutorial slides at http:\/\/www.m5sim.org\/dist\/tutorials\/asplos_pres.pdf","author":"Using","key":"e_1_2_1_2_1","unstructured":"\" Using the M5 Simulator\" , ASPLOS 2008 tutorial slides at http:\/\/www.m5sim.org\/dist\/tutorials\/asplos_pres.pdf \"Using the M5 Simulator\", ASPLOS 2008 tutorial slides at http:\/\/www.m5sim.org\/dist\/tutorials\/asplos_pres.pdf"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_2_1_4_1","unstructured":"Bochs IA-32 Emulator Project and related documentation at http:\/\/bochs.sourceforge.net.  Bochs IA-32 Emulator Project and related documentation at http:\/\/bochs.sourceforge.net."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/643114.643116"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.14"},{"key":"e_1_2_1_8_1","volume-title":"Tech. at Intel","author":"Doweck J.","year":"2006","unstructured":"Doweck , J. , \" Intel Smart Memory Access : Minimizing Latency on Intel Core Microarchitecture \", Tech. at Intel , September 2006 . Doweck, J., \"Intel Smart Memory Access: Minimizing Latency on Intel Core Microarchitecture\", Tech. at Intel, September 2006."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"e_1_2_1_10_1","volume-title":"published by Morgan-Kaufmann","author":"Gupta A.","year":"1999","unstructured":"Gupta , A. , Culler , D. , Singh , P. , \" Parallel Computer Architectures \" , published by Morgan-Kaufmann , 1999 . Gupta, A., Culler, D., Singh, P., \"Parallel Computer Architectures\", published by Morgan-Kaufmann, 1999."},{"key":"e_1_2_1_11_1","volume-title":"Proc. of HPCA","author":"Li Y.","year":"2006","unstructured":"Li Y. , Design Space Exploration Subject to Physical Constraints\" , in Proc. of HPCA , 2006 . Li Y., et al., \"CMP Design Space Exploration Subject to Physical Constraints\", in Proc. of HPCA, 2006."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_13_1","unstructured":"Web page of the Liberty project at Princeton University: http:\/\/liberty.princeton.edu\/Software\/LSE\/  Web page of the Liberty project at Princeton University: http:\/\/liberty.princeton.edu\/Software\/LSE\/"},{"key":"e_1_2_1_14_1","volume-title":"et al. \"Multifacet GEMS: General Execution driven Multiprocessor Simulator\", tutorial presentation at ISCA","author":"Marty M. R.","year":"2005","unstructured":"Marty , M. R. et al. \"Multifacet GEMS: General Execution driven Multiprocessor Simulator\", tutorial presentation at ISCA 2005 , available at: http:\/\/www.cs.wisc.edu\/gems\/ Marty, M. R. et al. \"Multifacet GEMS: General Execution driven Multiprocessor Simulator\", tutorial presentation at ISCA 2005, available at: http:\/\/www.cs.wisc.edu\/gems\/"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_2_1_16_1","volume-title":"Technical Report","author":"Bellard F.","year":"2006","unstructured":"Bellard , F. , \"QEMU internals\" , Technical Report , 2006 . http:\/\/www.qemu.org\/qemu-tech.html Bellard, F., \"QEMU internals\", Technical Report, 2006. http:\/\/www.qemu.org\/qemu-tech.html"},{"key":"e_1_2_1_17_1","unstructured":"Renau J. et al. \"SESC Simulator\" http:\/\/sesc.sourceforge.net  Renau J. et al. \"SESC Simulator\" http:\/\/sesc.sourceforge.net"},{"key":"e_1_2_1_18_1","unstructured":"Web page of the RAMP project at UC Berkeley: http:\/\/ramp.eecs.berkeley.edu\/index.php?about  Web page of the RAMP project at UC Berkeley: http:\/\/ramp.eecs.berkeley.edu\/index.php?about"},{"key":"e_1_2_1_19_1","unstructured":"Sharkey J. \"M-Sim: A Flexible Multithreaded Architectural Simulation Environment\" and software distribution available at http:\/\/www.cs.binghamton.edu\/~m-sim  Sharkey J. \"M-Sim: A Flexible Multithreaded Architectural Simulation Environment\" and software distribution available at http:\/\/www.cs.binghamton.edu\/~m-sim"},{"key":"e_1_2_1_20_1","unstructured":"Simics documentation at http:\/\/www.virtutech.com\/newspress\/press\/2005\/2005pr7.html  Simics documentation at http:\/\/www.virtutech.com\/newspress\/press\/2005\/2005pr7.html"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_2_1_22_1","unstructured":"Open source and documentation for Valgrind are available at: http:\/\/valgrind.org\/  Open source and documentation for Valgrind are available at: http:\/\/valgrind.org\/"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of MICRO 35","author":"Wang H.","year":"2002","unstructured":"Wang , H. , Zhu , X. , Peh , L. and Malik , S ., \" Orion: A Power-Performance Simulator for Interconnection Networks \", In Proceedings of MICRO 35 , Istanbul, Turkey , November 2002 . Wang, H., Zhu, X., Peh, L. and Malik, S., \"Orion: A Power-Performance Simulator for Interconnection Networks\", In Proceedings of MICRO 35, Istanbul, Turkey, November 2002."},{"key":"e_1_2_1_25_1","unstructured":"Yourst M. \"PTLsim User's Guide and References\" and software distribution available at http:\/\/www.ptlsim.org  Yourst M. \"PTLsim User's Guide and References\" and software distribution available at http:\/\/www.ptlsim.org"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"e_1_2_1_27_1","volume-title":"http:\/\/fes2.cs.uiuc.edu\/","author":"Fe","year":"2008","unstructured":"Fe S2 Simulator pages at : http:\/\/fes2.cs.uiuc.edu\/ , 2008 . FeS2 Simulator pages at: http:\/\/fes2.cs.uiuc.edu\/, 2008."}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1577129.1577132","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1577129.1577132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:43Z","timestamp":1750278163000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1577129.1577132"}},"subtitle":["a cycle-accurate, full-system simulator for x86-64 multicore architectures with coherent caches"],"short-title":[],"issued":{"date-parts":[[2009,5,23]]},"references-count":27,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,5,23]]}},"alternative-id":["10.1145\/1577129.1577132"],"URL":"https:\/\/doi.org\/10.1145\/1577129.1577132","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2009,5,23]]},"assertion":[{"value":"2009-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}