{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:00Z","timestamp":1750308780968,"version":"3.41.0"},"reference-count":15,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2009,5,23]],"date-time":"2009-05-23T00:00:00Z","timestamp":1243036800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2009,5,23]]},"abstract":"<jats:p>To meet application-specific performance demands, architectures are predominantly redesigned and customised. Every architectural change results in huge overheads in design, verification, and fabrication, which together result in prolonged time-to-market. As an alternative, configurable architectures provide easy adaptability to different application domains in place of costly redesigns. To deal with application changes and custom requirements, a method of configuring and reusing the basic building blocks within processors is developed. Additionally, this enables co-operative multiprocessing. In this paper, a runtime reconfiguration mechanism for embedded multiprocessor architectures is proposed as a method to introduce customisations in the post-fabrication phase. A method of application description in conjunction with a flexible reconfigurable multiprocessor template is presented. Finally, the costs and benefits of this approach are analysed for computationally intensive algorithms used in digital signal processing. The impact of application specific characteristics on execution time, power consumption, and total energy dissipation are analysed.<\/jats:p>","DOI":"10.1145\/1577129.1577135","type":"journal-article","created":{"date-parts":[[2009,7,28]],"date-time":"2009-07-28T12:43:55Z","timestamp":1248785035000},"page":"30-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Run-time reconfigurability in embedded multiprocessors"],"prefix":"10.1145","volume":"37","author":[{"given":"Madhura","family":"Purnaprajna","sequence":"first","affiliation":[{"name":"University of Paderborn, Germany"}]},{"given":"Mario","family":"Porrmann","sequence":"additional","affiliation":[{"name":"University of Paderborn, Germany"}]},{"given":"Ulrich","family":"Rueckert","sequence":"additional","affiliation":[{"name":"University of Paderborn, Germany"}]}],"member":"320","published-online":{"date-parts":[[2009,7,23]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ARC Configurable CPU\/DSP Cores ARC Inc. Aug. 2008 available from http:\/\/www.arc.com.  ARC Configurable CPU\/DSP Cores ARC Inc. Aug. 2008 available from http:\/\/www.arc.com."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"e_1_2_1_3_1","unstructured":"G. Burns M. Jacobs M. Lindwer and B. Vandewiele Silicon Hive's Scalable and Modular Architecture Template for High-Performance Multi-Core Systems 2006.  G. Burns M. Jacobs M. Lindwer and B. Vandewiele Silicon Hive's Scalable and Modular Architecture Template for High-Performance Multi-Core Systems 2006."},{"key":"e_1_2_1_4_1","unstructured":"Rapport' KC256 Technical Overview Rapport Inc. 2008 available from http:\/\/www.rapportincorporated.com.  Rapport' KC256 Technical Overview Rapport Inc. 2008 available from http:\/\/www.rapportincorporated.com."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0019-9"},{"key":"e_1_2_1_6_1","unstructured":"T.R. Halfhill Ambric's New Parallel Processor Oct. 2006 available from http:\/\/www.ambric.com.  T.R. Halfhill Ambric's New Parallel Processor Oct. 2006 available from http:\/\/www.ambric.com."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.92"},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"S. Bell B. Edwards J. Amann R. Conlin K. Joyce V. Leung J. MacKay M. Reif L. Bao J. Brown M. Mattina C.-C. Miao C. Ramey D. Wentzlaff W. Anderson E. Berger N. Fairbanks D. Khan F. Montenegro J. Stickney and J. Zook \"Tile64 processor: A 64-core soc with mesh interconnect \" IEEE International Solid-State Circuits Conference (ISSCC 2008) Digest of Technical Papers vol. 51 pp. pp. 88--598 February 2008.  S. Bell B. Edwards J. Amann R. Conlin K. Joyce V. Leung J. MacKay M. Reif L. Bao J. Brown M. Mattina C.-C. Miao C. Ramey D. Wentzlaff W. Anderson E. Berger N. Fairbanks D. Khan F. Montenegro J. Stickney and J. Zook \"Tile64 processor: A 64-core soc with mesh interconnect \" IEEE International Solid-State Circuits Conference (ISSCC 2008) Digest of Technical Papers vol. 51 pp. pp. 88--598 February 2008.","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261386"},{"key":"e_1_2_1_11_1","first-page":"18","volume-title":"Modeling and Simulation, 2007. IC-SAMOS 2007. International Conference on","author":"Thuresson M.","year":"2007"},{"volume-title":"Systems on Silicon. USA: Morgan Kaufmann","year":"2007","author":"Hauck S.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.66"},{"key":"e_1_2_1_14_1","unstructured":"M. Hussmann M. Thies U. Kastens M. Purnaprajna M. Porrmann and U. Rueckert \"Compiler-driven reconfiguration of multiprocessors \" in Proceedings of the Workshop on Application Specific Processors (WASP) 2007 held in conjunction with the Embedded Systems Week 2007 (CODES+ISSS EMSOFT and CASES) pp. 3--10 2007.  M. Hussmann M. Thies U. Kastens M. Purnaprajna M. Porrmann and U. Rueckert \"Compiler-driven reconfiguration of multiprocessors \" in Proceedings of the Workshop on Application Specific Processors (WASP) 2007 held in conjunction with the Embedded Systems Week 2007 (CODES+ISSS EMSOFT and CASES) pp. 3--10 2007."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/11682127_19"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1577129.1577135","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1577129.1577135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:43Z","timestamp":1750278163000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1577129.1577135"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,23]]},"references-count":15,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,5,23]]}},"alternative-id":["10.1145\/1577129.1577135"],"URL":"https:\/\/doi.org\/10.1145\/1577129.1577135","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2009,5,23]]},"assertion":[{"value":"2009-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}