{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:00Z","timestamp":1750307700154,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,8,19]],"date-time":"2009-08-19T00:00:00Z","timestamp":1250640000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,8,19]]},"DOI":"10.1145\/1594233.1594245","type":"proceedings-article","created":{"date-parts":[[2009,8,24]],"date-time":"2009-08-24T14:08:35Z","timestamp":1251122915000},"page":"45-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["A centralized supply voltage and local body bias-based compensation approach to mitigate within-die process variation"],"prefix":"10.1145","author":[{"given":"Amlan","family":"Ghosh","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Rahul M.","family":"Rao","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Center, Yorktown Heights, NY, USA"}]},{"given":"Richard B.","family":"Brown","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,8,19]]},"reference":[{"volume-title":"Multi-threaded Itanium Family Processor\", JSSC","author":"Naffziger S.","key":"e_1_3_2_1_1_1","unstructured":"S. Naffziger, et.al., \"Implementation of a 2-core, Multi-threaded Itanium Family Processor\", JSSC, vol. 44, no. 1, 2006."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956577"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_5_1","volume-title":"JSSC","volume":"37","author":"J.","year":"2002","unstructured":"J. Tschanz et. al., \"Adaptive body bias for reducing impact of Die-to-Die and Within-Die parameter variations on microprocessor frequency and leakage\", JSSC, Vol. 37, no. 11, Nov. 2002."},{"key":"e_1_3_2_1_6_1","first-page":"9","article-title":"Adaptive circuit techniques to minimize variation impacts on microprocessor performance and power","author":"Tschanz J.","year":"2005","unstructured":"J. Tschanz, et. al., \"Adaptive circuit techniques to minimize variation impacts on microprocessor performance and power,\" ISCAS 2005, pp. 9--12.","journal-title":"ISCAS"},{"issue":"11","key":"e_1_3_2_1_7_1","first-page":"1838","article-title":"al. \"Dynamic sleep transistor and body bias for active leakage power control of microprocessors","volume":"38","author":"Tschanz J. W.","year":"2003","unstructured":"J. W. Tschanz, et.al. \"Dynamic sleep transistor and body bias for active leakage power control of microprocessors,\" JSSC vol. 38, no. 11, pp. 1838--1845, Nov. 2003.","journal-title":"JSSC"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912137"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.27"},{"issue":"5","key":"e_1_3_2_1_10_1","first-page":"696","article-title":"al. \"Forward body bias for microprocessors in 130-nm technology generation and beyond","volume":"38","author":"S.","year":"2003","unstructured":"S. Narendra et.al. \"Forward body bias for microprocessors in 130-nm technology generation and beyond\", JSSC vol 38, no. 5, pp. 696--701, May 2003","journal-title":"JSSC"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817120"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.159"},{"key":"e_1_3_2_1_13_1","first-page":"35","volume-title":"CICC 2005","author":"Y.","year":"2005","unstructured":"Y. Komatsu et.al., \"Substrate-noise and random-fluctuations reduction with self-adjusted forward body bias\", CICC 2005, pp. 35--38, 2005"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893626"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/968878.969035"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.90"},{"key":"e_1_3_2_1_17_1","first-page":"17","article-title":"Optimum threshold-voltage tuning for low-power high-performance microprocessor","author":"M.","year":"2005","unstructured":"M. Miyazaki et. al., \"Optimum threshold-voltage tuning for low-power high-performance microprocessor,\" ISCAS 2005, pp. 17--20.","journal-title":"ISCAS"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810043"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"A. Ghosh et. al. \"On-Chip Process Variation Detection and Compensation using Delay and Slew-Rate Monitoring Circuit\" ISQED 815--820 2008.","DOI":"10.5555\/1396807.1397268"},{"key":"e_1_3_2_1_20_1","volume-title":"JSSC","author":"Clark L.","year":"2001","unstructured":"L. Clark, et.al. \"An embedded 32-b microprocessor core for low-power and high-performance applications\", JSSC, Nov 2001."},{"issue":"9","key":"e_1_3_2_1_21_1","first-page":"1277","article-title":"Energy dissipation in general purpose microprocessors","volume":"31","author":"R.","year":"1996","unstructured":"R. Gonzalez et. al., \"Energy dissipation in general purpose microprocessors\", JSSC, vol. 31, no 9, 1277--1284 Sept. 1996","journal-title":"JSSC"},{"key":"e_1_3_2_1_22_1","unstructured":"D. Ditzel. \"Power reduction using LongRun2 in Transmeta's Efficeon processor.\" Spring Processor Forum May 2006."},{"key":"e_1_3_2_1_23_1","volume-title":"et. al. \"Statistical Analysis and Optimization for VLSI: Timing and Power.\" Springer","author":"Srivastava A.","year":"2005","unstructured":"A. Srivastava, et. al. \"Statistical Analysis and Optimization for VLSI: Timing and Power.\" Springer, 2005."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","unstructured":"A. Agarwal et. al. \"Statistical timing analysis for intra-die process variations with spatial correlations\" ICCAD Nov03. 10.1109\/ICCAD.2003.130","DOI":"10.1109\/ICCAD.2003.130"}],"event":{"name":"ISLPED'09: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Fancisco CA USA","acronym":"ISLPED'09"},"container-title":["Proceedings of the 2009 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1594233.1594245","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1594233.1594245","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:01Z","timestamp":1750253401000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1594233.1594245"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8,19]]},"references-count":24,"alternative-id":["10.1145\/1594233.1594245","10.1145\/1594233"],"URL":"https:\/\/doi.org\/10.1145\/1594233.1594245","relation":{},"subject":[],"published":{"date-parts":[[2009,8,19]]},"assertion":[{"value":"2009-08-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}