{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:00Z","timestamp":1750307700445,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,8,19]],"date-time":"2009-08-19T00:00:00Z","timestamp":1250640000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,8,19]]},"DOI":"10.1145\/1594233.1594261","type":"proceedings-article","created":{"date-parts":[[2009,8,24]],"date-time":"2009-08-24T14:08:35Z","timestamp":1251122915000},"page":"119-120","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A 0.9V, 65nm logic-compatible embedded DRAM with > 1ms data retention time and 53% less static power than a power-gated SRAM"],"prefix":"10.1145","author":[{"given":"Ki Chul","family":"Chun","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}]},{"given":"Pulkit","family":"Jain","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}]},{"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,8,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"e_1_3_2_1_4_1","first-page":"486","volume-title":"International Solid-State Circuits Conference","author":"Barth J.","year":"2007","unstructured":"J. Barth, et al., \"A 500MHz Random Cycle, 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier\", International Solid-State Circuits Conference, pp. 486--487, Feb 2007."},{"key":"e_1_3_2_1_5_1","first-page":"270","volume-title":"International Solid-State Circuits Conference","author":"Romanovsky S.","year":"2008","unstructured":"S. Romanovsky, et al., \"A 500MHz Random-Access Embedded 1Mb DRAM Macro in Bulk CMOS\", International Solid-State Circuits Conference, pp. 270--271, Feb 2008."},{"key":"e_1_3_2_1_6_1","first-page":"184","volume-title":"VLSI Circuits Symposium","author":"Luk W.","year":"2006","unstructured":"W. Luk, et al., \"A 3-Transistor DRAM Cell with Gated Diode for Enhanced Speed and Retention Time\", VLSI Circuits Symposium, pp. 184--185, Jun 2006."},{"key":"e_1_3_2_1_7_1","first-page":"274","volume-title":"International Solid-State Circuits Conference","author":"Somasekhar D.","year":"2008","unstructured":"D. Somasekhar, et al., \"2GHz 2Mbit 2T Gain-Cell Memory Macro with 128GB\/s Bandwidth in a 65nm Logic Process\", International Solid-State Circuits Conference, pp. 274--275, Feb 2008."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807414"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859315"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809514"}],"event":{"name":"ISLPED'09: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Fancisco CA USA","acronym":"ISLPED'09"},"container-title":["Proceedings of the 2009 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1594233.1594261","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1594233.1594261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:01Z","timestamp":1750253401000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1594233.1594261"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8,19]]},"references-count":11,"alternative-id":["10.1145\/1594233.1594261","10.1145\/1594233"],"URL":"https:\/\/doi.org\/10.1145\/1594233.1594261","relation":{},"subject":[],"published":{"date-parts":[[2009,8,19]]},"assertion":[{"value":"2009-08-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}