{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:01Z","timestamp":1750307701271,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,8,19]],"date-time":"2009-08-19T00:00:00Z","timestamp":1250640000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,8,19]]},"DOI":"10.1145\/1594233.1594318","type":"proceedings-article","created":{"date-parts":[[2009,8,24]],"date-time":"2009-08-24T14:08:35Z","timestamp":1251122915000},"page":"343-346","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["An energy-delay efficient 2-level data cache architecture for embedded system"],"prefix":"10.1145","author":[{"given":"Jongmin","family":"Lee","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejoen, South Korea"}]},{"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejoen, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2009,8,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/876877.879209"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","unstructured":"MR Guthaus JS Ringenberg D Ernst TM Austin T Mudge RB Brown \"MiBench: A free commercially representative embedded benchmark suite\" http:\/\/www.eecs.umich.edu\/mibench\/. 10.1109\/WWC.2001.15","DOI":"10.1109\/WWC.2001.15"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564007"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013271"},{"key":"e_1_3_2_1_5_1","volume-title":"WRL Research Report (Feb.","author":"Shivakumar P","year":"2001","unstructured":"P Shivakumar and NP Jouppi, \"CACTI 3.0: An Integrated Cache Timing, Power, and Area Model\", WRL Research Report (Feb. 2001)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997180"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224447"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822805"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.45"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/643470.643473"}],"event":{"name":"ISLPED'09: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Fancisco CA USA","acronym":"ISLPED'09"},"container-title":["Proceedings of the 2009 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1594233.1594318","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1594233.1594318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:02Z","timestamp":1750253402000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1594233.1594318"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8,19]]},"references-count":10,"alternative-id":["10.1145\/1594233.1594318","10.1145\/1594233"],"URL":"https:\/\/doi.org\/10.1145\/1594233.1594318","relation":{},"subject":[],"published":{"date-parts":[[2009,8,19]]},"assertion":[{"value":"2009-08-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}