{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:26Z","timestamp":1750307546843,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2009,10,1]],"date-time":"2009-10-01T00:00:00Z","timestamp":1254355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006831","name":"U.S. Air Force","doi-asserted-by":"publisher","award":["FA8651-06-C-0126"],"award-info":[{"award-number":["FA8651-06-C-0126"]}],"id":[{"id":"10.13039\/100006831","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2009,10]]},"abstract":"<jats:p>The difficult aspect of hardware reconfiguration is not creating the computational blocks, which are generally available from FPGA vendors and third parties, but linking the blocks in a manner that suits each application's unique connectivity, bandwidth, and latency requirements. Our approach uses the standard Xilinx implementation tools to generate dynamic module partial bitstreams, but choosing the module's coordinates and completing connections to other modules are runtime operations. Scripts automatically add interface wrappers to dynamic modules and generate a library of relocatable partial bitstreams. The library is used by an efficient runtime system that completes application requests for instancing and connecting modules, effectively insulating the designer from FPGA reconfiguration complexities. In this way, a large sandbox may be allocated to dynamic modules rather than fixed module slots and interconnect. Application engineers interact with the Wires on Demand (WoD) system through a runtime software API, and do not have to master hardware description languages and implementation tools.<\/jats:p>","DOI":"10.1145\/1596532.1596538","type":"journal-article","created":{"date-parts":[[2009,10,27]],"date-time":"2009-10-27T13:28:14Z","timestamp":1256650094000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Slotless module-based reconfiguration of embedded FPGAs"],"prefix":"10.1145","volume":"9","author":[{"given":"C.","family":"Patterson","sequence":"first","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Athanas","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Shelburne","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Bowen","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Sur\u00eds","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Dunham","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Rice","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,10,29]]},"reference":[{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE","author":"Athanas P.","key":"e_1_2_1_1_1","unstructured":"Athanas , P. , Bowen , J. , Dunham , T. , Patterson , C. , Rice , J. , Shelburne , M. , Sur\u00eds , J. , Bucciero , M. , and Graf , J . 2007. Wires on Demand: Run-time communication synthesis for recongurable computing . In Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE , Los Alamitos, CA, 513--516. Athanas, P., Bowen, J., Dunham, T., Patterson, C., Rice, J., Shelburne, M., Sur\u00eds, J., Bucciero, M., and Graf, J. 2007. Wires on Demand: Run-time communication synthesis for recongurable computing. In Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE, Los Alamitos, CA, 513--516."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.953270"},{"volume-title":"Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications. IEEE","author":"Betz V.","key":"e_1_2_1_3_1","unstructured":"Betz , V. and Rose , J . 1997. VPR: A new packing, placement and routing tool for FPGA research . In Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications. IEEE , Los Alamitos, CA, 213--222. Betz, V. and Rose, J. 1997. VPR: A new packing, placement and routing tool for FPGA research. In Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications. IEEE, Los Alamitos, CA, 213--222."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2006.32"},{"volume-title":"Proceedings of the Canadian Workshop on Field-Programmable Devices. ACM","author":"Carruthers C.","key":"e_1_2_1_5_1","unstructured":"Carruthers , C. , Fawcett , B. , Patterson , C. , and Wilkie , B . 1996. The XC6200: A microprocessor-oriented FPGA . In Proceedings of the Canadian Workshop on Field-Programmable Devices. ACM , New York, 91--96. Carruthers, C., Fawcett, B., Patterson, C., and Wilkie, B. 1996. The XC6200: A microprocessor-oriented FPGA. In Proceedings of the Canadian Workshop on Field-Programmable Devices. ACM, New York, 91--96."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016580"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_2_1_8_1","unstructured":"EDK. 2008. Platform studio and EDX. http:\/\/www.xilinx.com\/ise\/embedded\/edkdocs.htm.  EDK. 2008. Platform studio and EDX. http:\/\/www.xilinx.com\/ise\/embedded\/edkdocs.htm."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123405"},{"volume-title":"Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications. ACM","author":"Guccione S. A.","key":"e_1_2_1_10_1","unstructured":"Guccione , S. A. and Levi , D . 1999. Run-time parameterizable cores . In Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications. ACM , New York, 215--222. Guccione, S. A. and Levi, D. 1999. Run-time parameterizable cores. In Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications. ACM, New York, 215--222."},{"volume-title":"Proceedings of the 2nd Annual Conference on Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD). ACM","author":"Guccione S. A.","key":"e_1_2_1_11_1","unstructured":"Guccione , S. A. , Levi , D. , and Sundararajan , P . 1999. JBits: A Java-based interface for reconfigurable computing . In Proceedings of the 2nd Annual Conference on Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD). ACM , New York. Guccione, S. A., Levi, D., and Sundararajan, P. 1999. JBits: A Java-based interface for reconfigurable computing. In Proceedings of the 2nd Annual Conference on Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD). ACM, New York."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62884"},{"key":"e_1_2_1_13_1","volume-title":"PARBIT: A tool to transform bit-files to implement partial reconfiguration of field-programmable gate arrays (FPGAs). Tech. rep.","author":"Horta E. L.","year":"2001","unstructured":"Horta , E. L. and Lockwood , J. W . 2001 . PARBIT: A tool to transform bit-files to implement partial reconfiguration of field-programmable gate arrays (FPGAs). Tech. rep. , Washington University . Horta, E. L. and Lockwood, J. W. 2001. PARBIT: A tool to transform bit-files to implement partial reconfiguration of field-programmable gate arrays (FPGAs). Tech. rep., Washington University."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_110"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.67"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275788"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/645612.663135"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1170135.1170461"},{"volume-title":"Proceedings of the International Workshop on Field-Programmable Logic and Applications. ACM","author":"Lagadec L.","key":"e_1_2_1_19_1","unstructured":"Lagadec , L. , Lavenier , D. , Fabiani , E. , and Pottier , B . 2001. Placing, routing and editing virtual FPGAs . In Proceedings of the International Workshop on Field-Programmable Logic and Applications. ACM , New York, 357--366. Lagadec, L., Lavenier, D., Fabiani, E., and Pottier, B. 2001. Placing, routing and editing virtual FPGAs. In Proceedings of the International Workshop on Field-Programmable Logic and Applications. ACM, New York, 357--366."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04)","author":"Lysecky R.","key":"e_1_2_1_20_1","unstructured":"Lysecky , R. and Vahid , F . 2004. A configurable logic architecture for dynamic hardware\/software partitioning . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04) . IEEE, Los Alamitos, CA, 480--485. Lysecky, R. and Vahid, F. 2004. A configurable logic architecture for dynamic hardware\/software partitioning. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04). IEEE, Los Alamitos, CA, 480--485."},{"key":"e_1_2_1_21_1","unstructured":"Maliniak D. 2002. Interconnect IP steers SoC integration into the fast lane. Electronic Design.  Maliniak D. 2002. Interconnect IP steers SoC integration into the fast lane. Electronic Design."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_2_1_23_1","unstructured":"OCP-IP. 2008. Homepage. http:\/\/www.ocpip.org\/home.  OCP-IP. 2008. Homepage. http:\/\/www.ocpip.org\/home."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.80"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996603"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514114"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and its Applications. IEEE","author":"Poetter A.","key":"e_1_2_1_27_1","unstructured":"Poetter , A. , Hunter , J. , Patterson , C. , Athanas , P. , Nelson , B. , and Steiner , N . 2004. JHDLBits: the merging of two worlds . In Proceedings of the International Conference on Field-Programmable Logic and its Applications. IEEE , Los Alamitos, CA, 414--423. Poetter, A., Hunter, J., Patterson, C., Athanas, P., Nelson, B., and Steiner, N. 2004. JHDLBits: the merging of two worlds. In Proceedings of the International Conference on Field-Programmable Logic and its Applications. IEEE, Los Alamitos, CA, 414--423."},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE","author":"Sedcole P.","key":"e_1_2_1_28_1","unstructured":"Sedcole , P. , Blodget , B. , Anderson , J. , Lysaght , P. , and Becker , T . 2005. Modular partial reconfiguration in Virtex FPGAs . In Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE , Los Alamitos, CA, 211--216. Sedcole, P., Blodget, B., Anderson, J., Lysaght, P., and Becker, T. 2005. Modular partial reconfiguration in Virtex FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE, Los Alamitos, CA, 211--216."},{"volume-title":"Proceedings of the International Parallel and Distributed Processing Symposium. IEEE","author":"Walder H.","key":"e_1_2_1_29_1","unstructured":"Walder , H. , Steiger , C. , and Platzner , M . 2003. Fast online task placement on FPGAs: Free space partitioning and 2D-hashing . In Proceedings of the International Parallel and Distributed Processing Symposium. IEEE , Los Alamitos, CA. Walder, H., Steiger, C., and Platzner, M. 2003. Fast online task placement on FPGAs: Free space partitioning and 2D-hashing. In Proceedings of the International Parallel and Distributed Processing Symposium. IEEE, Los Alamitos, CA."},{"key":"e_1_2_1_30_1","unstructured":"Xilinx Inc. 2006. UG208: Early Access Partial Reconfiguration User Guide v1.1 ed. http:\/\/www12.informatik.uni-erlangen.de\/esmwiki\/images\/f\/f3\/Pr_flow.pdf  Xilinx Inc. 2006. UG208: Early Access Partial Reconfiguration User Guide v1.1 ed. http:\/\/www12.informatik.uni-erlangen.de\/esmwiki\/images\/f\/f3\/Pr_flow.pdf"},{"key":"e_1_2_1_31_1","unstructured":"Xilinx Inc. 2007. XAPP290: Difference-Based Partial Reconfiguration v2.0 ed. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp290.pdf  Xilinx Inc. 2007. XAPP290: Difference-Based Partial Reconfiguration v2.0 ed. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp290.pdf"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1596532.1596538","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1596532.1596538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:32Z","timestamp":1750249412000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1596532.1596538"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,10]]}},"alternative-id":["10.1145\/1596532.1596538"],"URL":"https:\/\/doi.org\/10.1145\/1596532.1596538","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2009,10]]},"assertion":[{"value":"2008-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-10-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}