{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T14:28:12Z","timestamp":1764858492381,"version":"3.41.0"},"reference-count":22,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2009,10,1]],"date-time":"2009-10-01T00:00:00Z","timestamp":1254355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2009,10]]},"abstract":"<jats:p>In this article, we propose field programmable gate array-based scalable architecture for discrete cosine transform (DCT) computation using dynamic partial reconfiguration. Our architecture can achieve quality scalability using dynamic partial reconfiguration. This is important for some critical applications that need continuous hardware servicing. Our scalable architecture has three features. First, the architecture can perform DCT computations for eight different zones, that is, from 1 \u00d7 1 DCT to 8\u00d7 8 DCT. Second, the architecture can change the configuration of processing elements to trade off the precisions of DCT coefficients with computational complexity. Third, unused PEs for DCT can be used for motion estimation computations. Using dynamic partial reconfiguration with 2.3MB bitstreams, 80 distinct hardware architectures can be implemented. We show the experimental results and comparisons between different configurations using both partial reconfiguration and nonpartial reconfiguration process. The detailed trade-offs among visual quality, power consumption, processing clock cycles, and reconfiguration overhead are analyzed in the article.<\/jats:p>","DOI":"10.1145\/1596532.1596541","type":"journal-article","created":{"date-parts":[[2009,10,27]],"date-time":"2009-10-27T13:28:14Z","timestamp":1256650094000},"page":"1-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":37,"title":["Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration"],"prefix":"10.1145","volume":"9","author":[{"given":"Jian","family":"Huang","sequence":"first","affiliation":[{"name":"University of Central Florida, Orlando, FL"}]},{"given":"Matthew","family":"Parris","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL"}]},{"given":"Jooheung","family":"Lee","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL"}]},{"given":"Ronald F.","family":"Demara","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL"}]}],"member":"320","published-online":{"date-parts":[[2009,10,29]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Barry H. 1996. An Introduction to MPEG-2. Chapman&amp;Hall New York.  Barry H. 1996. An Introduction to MPEG-2. Chapman&amp;Hall New York."},{"volume-title":"Proceedings of International Conference on Field-Programmable Logic and Applications. IEEE","author":"Braun L.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/30.234596"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1977.1093941"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07)","author":"Claus C.","key":"e_1_2_1_5_1"},{"volume-title":"Proceedings of International Conference on Field-Programmable Logic and Applications. IEEE","author":"Claus C.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2004.825575"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/76.143416"},{"key":"e_1_2_1_9_1","article-title":"Complexity-scalable DCT-based video coding algorithm for computation-limited terminals. IEICE","author":"Kim H.","year":"2005","journal-title":"Trans. Comm. E88-B, 7."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/30.754418"},{"volume-title":"Proceedings of International Workshop on Power and Timing Modeling, Optimization and Simulation. IEEE","author":"Kinane A.","key":"e_1_2_1_11_1"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE","author":"Lysaght P.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-0017-6"},{"key":"e_1_2_1_14_1","unstructured":"Rao K. and Hwang J. 1996. Techniques and Standards for Image Video and Audio Coding. Prentice-Hall Englewood Cliffs NJ.   Rao K. and Hwang J. 1996. Techniques and Standards for Image Video and Audio Coding. Prentice-Hall Englewood Cliffs NJ."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2007.905532"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"volume-title":"Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'02)","author":"Shams A.","key":"e_1_2_1_17_1"},{"volume":"3","volume-title":"Proceedings of International Conference on Image Processing.","author":"van der Vleuten R. J.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","unstructured":"White S. A. 1989. Applications of distributed arithmetic to digital signal processing: A tutorial review. IEEE ASSP Mag.  White S. A. 1989. Applications of distributed arithmetic to digital signal processing: A tutorial review. IEEE ASSP Mag.","DOI":"10.1109\/53.29648"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.841502"},{"key":"e_1_2_1_21_1","unstructured":"Xilinx Inc. 2005. XAPP138\u2014Virtex FPGA series configuration and read-back. Xilinx Inc. San Jose CA. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp138.pdf  Xilinx Inc. 2005. XAPP138\u2014Virtex FPGA series configuration and read-back. Xilinx Inc. San Jose CA. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp138.pdf"},{"key":"e_1_2_1_22_1","unstructured":"Xilinx Inc. 2006. Early Access Partial Reconfiguration User Guide. Xilinx Inc. San Jose CA. http:\/\/www12.informatik.uni-erlangen.de\/esmwiki\/images\/f\/f3\/Pr_flow.pdf  Xilinx Inc. 2006. Early Access Partial Reconfiguration User Guide. Xilinx Inc. San Jose CA. http:\/\/www12.informatik.uni-erlangen.de\/esmwiki\/images\/f\/f3\/Pr_flow.pdf"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1596532.1596541","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1596532.1596541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:32Z","timestamp":1750249412000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1596532.1596541"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":22,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,10]]}},"alternative-id":["10.1145\/1596532.1596541"],"URL":"https:\/\/doi.org\/10.1145\/1596532.1596541","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2009,10]]},"assertion":[{"value":"2008-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-10-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}