{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T19:40:20Z","timestamp":1779306020285,"version":"3.51.4"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2009,10,1]],"date-time":"2009-10-01T00:00:00Z","timestamp":1254355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004965","name":"Sixth Framework Programme","doi-asserted-by":"publisher","award":["510993: MAGLOG"],"award-info":[{"award-number":["510993: MAGLOG"]}],"id":[{"id":"10.13039\/501100004965","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2009,10]]},"abstract":"<jats:p>As the minimum fabrication technology of CMOS transistor shrink down to 90nm or below, the high standby power has become one of the major critical issues for the SRAM-based FPGA circuit due to the increasing leakage currents in the configuration memory. The integration of MRAM in FPGA instead of SRAM is one of the most promising solutions to overcome this issue, because its nonvolatility and high write\/read speed allow to power down completely the logic blocks in \u201cidle\u201d states in the FPGA circuit. MRAM-based FPGA promises as well as some advanced reconfiguration methods such as runtime reconfiguration and multicontext configuration. However, the conventional MRAM technology based on field-induced magnetic switching (FIMS) writing approach consumes very high power, large circuit surface and produces high disturbance between memory cells. These drawbacks prevent FIMS-MRAM's further development in memory and logic circuit. Spin transfer torque (STT)-based MRAM is then evaluated to address these issues, some design techniques and novel computing architecture for FPGA logic circuits based on STT-MRAM technology are presented in this article. By using STMicroelectronics CMOS 90nm technology and a STT-MTJ spice model, some chip characteristic results as the programming latency and power have been calculated and simulated to demonstrate the expected performance of STT-MRAM based FPGA logic circuits.<\/jats:p>","DOI":"10.1145\/1596543.1596548","type":"journal-article","created":{"date-parts":[[2009,10,27]],"date-time":"2009-10-27T13:28:14Z","timestamp":1256650094000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":131,"title":["Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit"],"prefix":"10.1145","volume":"9","author":[{"given":"Weisheng","family":"Zhao","sequence":"first","affiliation":[{"name":"IEF, Univ. Paris-Sud and CNRS, CNRS, Orsay"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Belhaire","sequence":"additional","affiliation":[{"name":"IEF, Univ. Paris-Sud and CNRS, CNRS, Orsay"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claude","family":"Chappert","sequence":"additional","affiliation":[{"name":"IEF, Univ. Paris-Sud and CNRS, CNRS, Orsay"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascale","family":"Mazoyer","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,10,29]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ACTEL. 2007. ProASIC Flash-based FPGA data sheet. http:\/\/www.actel.com  ACTEL. 2007. ProASIC Flash-based FPGA data sheet. http:\/\/www.actel.com"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.372806"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1659141"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Brown S. Francis R. Rose J. and Vranesic Z. 1992. Field-Programmable Gate Arrays. Kluwer Academic Publishers Norwell MA.   Brown S. Francis R. Rose J. and Vranesic Z. 1992. Field-Programmable Gate Arrays. Kluwer Academic Publishers Norwell MA.","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.766746"},{"key":"e_1_2_1_6_1","unstructured":"Curd D. 2006. Power consumption in 65nm FPGA. White paper Virtex-5 FPGAs 4--5. http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp246.pdf  Curd D. 2006. Power consumption in 65nm FPGA. White paper Virtex-5 FPGAs 4--5. http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp246.pdf"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2004.09.132"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the VLSI Symposium. ACM","author":"Durlam M.","year":"2002","unstructured":"Durlam , M. , Naji , P. , Omair , A. , Deherrera , M. , Calder , J. , Slaughter , J. M. , Engel , B. , Rizzo , N. , Grynkewich , G. , 2002 . A low power 1mb MRAM based on 1T1MTJ bit cell integrated with Copper Interconnects . In Proceedings of the VLSI Symposium. ACM , New York, 158--161. Durlam, M., Naji, P., Omair, A., Deherrera, M., Calder, J., Slaughter, J. M., Engel, B., Rizzo, N., Grynkewich, G., et al. 2002. A low power 1mb MRAM based on 1T1MTJ bit cell integrated with Copper Interconnects. In Proceedings of the VLSI Symposium. ACM, New York, 158--161."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0005"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.L1267"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM'05)","author":"Hosomi M.","unstructured":"Hosomi , M. , Yamagishi , H. , Yamamoto , T. , Bessho , K. , Higo , Y. , Yamane , K. , Yamada , H. , Shoji , M. , Hachino , H. , and Fukumoto , C . 2005. A novel nonvolatile memory with spin torque transfer magnetization switching spin-RAM . In Proceedings of the IEEE International Electron Devices Meeting (IEDM'05) . IEEE, Los Alamitos, CA, 473--476. Hosomi, M., Yamagishi, H., Yamamoto, T., Bessho, K., Higo, Y., Yamane, K., Yamada, H., Shoji, M., Hachino, H., and Fukumoto, C. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching spin-RAM. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'05). IEEE, Los Alamitos, CA, 473--476."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1905"},{"key":"e_1_2_1_13_1","unstructured":"Itrs. 2007. International technology roadmap for semiconductors. Process integration devices and structures 24--25. http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapters\/2007_PIDS.pdf  Itrs. 2007. International technology roadmap for semiconductors. Process integration devices and structures 24--25. http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapters\/2007_PIDS.pdf"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469260"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373503"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology (IEEE-ICFPT). IEEE","author":"Kaptanoglu Sinan Atel Corporation","year":"2007","unstructured":"Kaptanoglu Sinan Atel Corporation . 2007 . Power and a new class of future FPGA architectures . In Proceedings of the IEEE International Conference on Field-Programmable Technology (IEEE-ICFPT). IEEE , Los Alamitos, CA. Kaptanoglu Sinan Atel Corporation. 2007. Power and a new class of future FPGA architectures. In Proceedings of the IEEE International Conference on Field-Programmable Technology (IEEE-ICFPT). IEEE, Los Alamitos, CA."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2742576"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.830395"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the 1st International Conference on Memory Technology and Design (ICMTD'05)","author":"Redon O.","unstructured":"Redon , O. , Kerekes , M. , Sousa , R. , Prejbeanu , L. , Sibuet , H. , Ponthennier , F. , Persico , A. , and Nozi\u00e8res , J. P . 2005. Thermo assisted MRAM for low-power applications . In Proceedings of the 1st International Conference on Memory Technology and Design (ICMTD'05) . IEEE, Los Alamitos, CA, 113--114. Redon, O., Kerekes, M., Sousa, R., Prejbeanu, L., Sibuet, H., Ponthennier, F., Persico, A., and Nozi\u00e8res, J. P. 2005. Thermo assisted MRAM for low-power applications. In Proceedings of the 1st International Conference on Memory Technology and Design (ICMTD'05). IEEE, Los Alamitos, CA, 113--114."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the Custom Integrated Circuits Conference (IEEE-CICC). IEEE","author":"Sakimura N.","unstructured":"Sakimura , N. , Sugibayashi , T. , Nebashi , R. , and Kasai , N . 2008. Nonvolatile magnetic flip-flop for standby-power-free SoCs . In Proceedings of the Custom Integrated Circuits Conference (IEEE-CICC). IEEE , Los Alamitos, CA, 21--24. Sakimura, N., Sugibayashi, T., Nebashi, R., and Kasai, N. 2008. Nonvolatile magnetic flip-flop for standby-power-free SoCs. In Proceedings of the Custom Integrated Circuits Conference (IEEE-CICC). IEEE, Los Alamitos, CA, 21--24."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-8853(96)00062-5"},{"key":"e_1_2_1_23_1","unstructured":"STMicroelectronics. 2007. CMOS. 90nm design platform. version 4.X. http:\/\/www.st.com\/stonline\/products\/technologies\/soc\/90plat.htm  STMicroelectronics. 2007. CMOS. 90nm design platform. version 4.X. http:\/\/www.st.com\/stonline\/products\/technologies\/soc\/90plat.htm"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0081"},{"key":"e_1_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Yuasa S. Nagahama T. Fukushima A. Suzuki Y. and Ando K. 2004. Giant room-temperature Magneto Resistance in single-crystal Fe\/MgO\/Fe magnetic tunnel junctions. Nat. Mater. 868--871.  Yuasa S. Nagahama T. Fukushima A. Suzuki Y. and Ando K. 2004. Giant room-temperature Magneto Resistance in single-crystal Fe\/MgO\/Fe magnetic tunnel junctions. Nat. Mater. 868--871.","DOI":"10.1038\/nmat1257"},{"key":"e_1_2_1_26_1","volume-title":"Spintronics: A spin-based electronics vision for the future: Magnetism and materials. Science. 1488--1495.","author":"Wolf S.","year":"2001","unstructured":"Wolf , S. , Awschalom , D. , Buhrman , R. , Daughton , J. , Von Molnar , S. , Roukes , M. , Chtchelkanova , A. , and Treger , M . 2001 . Spintronics: A spin-based electronics vision for the future: Magnetism and materials. Science. 1488--1495. Wolf, S., Awschalom, D., Buhrman, R., Daughton, J., Von Molnar, S., Roukes, M., Chtchelkanova, A., and Treger, M. 2001. Spintronics: A spin-based electronics vision for the future: Magnetism and materials. Science. 1488--1495."},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology. IEEE","author":"Zhao W.","unstructured":"Zhao , W. , Belhaire , E. , Javerliac , V. , Chappert , C. , and Dieny , B . 2006a. Evaluation of a non-volatile FPGA based on MRAM technology . In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology. IEEE , Los Alamitos, CA, 17--21. Zhao, W., Belhaire, E., Javerliac, V., Chappert, C., and Dieny, B. 2006a. Evaluation of a non-volatile FPGA based on MRAM technology. In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology. IEEE, Los Alamitos, CA, 17--21."},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the IEEE International Behavioral Modeling and Simulation Conference (IEEE-BMAS). IEEE","author":"Zhao W.","unstructured":"Zhao , W. , Belhaire , E. , Javerliac , V. , Mistral , Q. , Nicolle , E. , Chappert , C. , and Dieny , B . 2006b. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design . In Proceedings of the IEEE International Behavioral Modeling and Simulation Conference (IEEE-BMAS). IEEE , Los Alamitos, CA, 40--44. Zhao, W., Belhaire, E., Javerliac, V., Mistral, Q., Nicolle, E., Chappert, C., and Dieny, B. 2006b. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design. In Proceedings of the IEEE International Behavioral Modeling and Simulation Conference (IEEE-BMAS). IEEE, Los Alamitos, CA, 40--44."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology (IEEE-ICFPT). IEEE","author":"Zhao W.","unstructured":"Zhao , W. , Belhaire , E. , Dieny , B. , Prenat , G. , and Chappert , C . 2007. TAS-MRAM based non-volatile FPGA logic circuit . In Proceedings of the IEEE International Conference on Field-Programmable Technology (IEEE-ICFPT). IEEE , Los Alamitos, CA, 153--161. Zhao, W., Belhaire, E., Dieny, B., Prenat, G., and Chappert, C. 2007. TAS-MRAM based non-volatile FPGA logic circuit. In Proceedings of the IEEE International Conference on Field-Programmable Technology (IEEE-ICFPT). IEEE, Los Alamitos, CA, 153--161."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200778135"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2006872"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534918"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1596543.1596548","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1596543.1596548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:28Z","timestamp":1750249408000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1596543.1596548"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,10]]}},"alternative-id":["10.1145\/1596543.1596548"],"URL":"https:\/\/doi.org\/10.1145\/1596543.1596548","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,10]]},"assertion":[{"value":"2008-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-10-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}