{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:16Z","timestamp":1750307536188,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,8,31]],"date-time":"2009-08-31T00:00:00Z","timestamp":1251676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,8,31]]},"DOI":"10.1145\/1601896.1601953","type":"proceedings-article","created":{"date-parts":[[2009,9,8]],"date-time":"2009-09-08T12:53:09Z","timestamp":1252414389000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Voltage controlled delay line with phase quadrature outputs for [0.9-4] GHz F-DLL dedicated to zero-IF multi-standard LO"],"prefix":"10.1145","author":[{"given":"C\u00e9dric","family":"Majek","sequence":"first","affiliation":[{"name":"University of Bordeaux, Bordeaux, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yann","family":"Deval","sequence":"additional","affiliation":[{"name":"University of Bordeaux, Bordeaux, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Herv\u00e9","family":"Lapuyade","sequence":"additional","affiliation":[{"name":"University of Bordeaux, Bordeaux, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Baptiste","family":"B\u00e9gueret","sequence":"additional","affiliation":[{"name":"University of Bordeaux, Bordeaux, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,8,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.919512"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2004.1571804"},{"key":"e_1_3_2_1_3_1","first-page":"545","volume-title":"Asia and South Pacific Design Automation Conference","author":"Miyazaki T","year":"2004","unstructured":"Miyazaki T , Hasimoto M , Onodera H , \"A Performance Comparaison of PLLs for Clock Generation using Ring Oscillator VCO and LC oscillator in a Digital CMOS Process \", Asia and South Pacific Design Automation Conference , 2004 , pp. 545 -- 546 . Miyazaki T, Hasimoto M, Onodera H, \"A Performance Comparaison of PLLs for Clock Generation using Ring Oscillator VCO and LC oscillator in a Digital CMOS Process\", Asia and South Pacific Design Automation Conference, 2004, pp. 545--546."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.987085"},{"key":"e_1_3_2_1_5_1","first-page":"516","volume-title":"IEEE International Solid State Circuit Conference","author":"Kim JH","year":"2005","unstructured":"Kim JH , Kwak YH , Yoon SR , Kim MY , Kim , SW, C Kim , \"A CMOS DLL-based 120MHz to 1. 8 GHz Clock for dynamic Frequency Scaling \", IEEE International Solid State Circuit Conference , 2005 , pp. 516 -- 517 . Kim JH, Kwak YH, Yoon SR, Kim MY, Kim, SW, C Kim, \"A CMOS DLL-based 120MHz to 1.8 GHz Clock for dynamic Frequency Scaling\", IEEE International Solid State Circuit Conference, 2005, pp. 516--517."},{"key":"e_1_3_2_1_6_1","first-page":"485","volume-title":"IEEE Conference on Custom Integrated Circuits","author":"Begueret J-B","year":"2001","unstructured":"Begueret J-B , Deval Y , Mazoufre O , Spataro A , Fouillat P , Beno\u00eet Ec and Mendoza J , \" Clock Generator using Factorial DLL for Video Applications\" , IEEE Conference on Custom Integrated Circuits , September 2001 , San Diego, USA , pp. 485 -- 488 Begueret J-B, Deval Y, Mazoufre O, Spataro A, Fouillat P, Beno\u00eet Ec and Mendoza J, \"Clock Generator using Factorial DLL for Video Applications\", IEEE Conference on Custom Integrated Circuits, September 2001, San Diego, USA, pp. 485--488"},{"key":"e_1_3_2_1_7_1","first-page":"12","article-title":"A low poxer multiplying DLL for low jitter multigigahertz clock generation in highly integrated digital chips","volume":"37","author":"Farjad-Rad","year":"1804","unstructured":"R. Farjad-Rad , and al. , \" A low poxer multiplying DLL for low jitter multigigahertz clock generation in highly integrated digital chips \", IEEE Journal on Solid State Circuits , vol. 37 , n\u00b0 12 , pp. 1804 --1811, December 2002. R. Farjad-Rad, and al., \"A low poxer multiplying DLL for low jitter multigigahertz clock generation in highly integrated digital chips\", IEEE Journal on Solid State Circuits, vol. 37, n\u00b0 12, pp. 1804--1811, December 2002.","journal-title":"IEEE Journal on Solid State Circuits"},{"key":"e_1_3_2_1_8_1","first-page":"4","article-title":"Multimode clock generation using delay-locked loop","volume":"39","author":"Susplugas P.","unstructured":"O. Susplugas and P. Philippe , \" Multimode clock generation using delay-locked loop \", IEE Electronics Letters , vol. 39 , n\u00b0 4 , pp. 347--348. O. Susplugas and P. Philippe, \"Multimode clock generation using delay-locked loop\", IEE Electronics Letters, vol. 39, n\u00b0 4, pp. 347--348.","journal-title":"IEE Electronics Letters"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465764"},{"key":"e_1_3_2_1_10_1","volume-title":"PhD Thesis","author":"C\u00e9dric Majek","year":"2006","unstructured":"C\u00e9dric Majek , \"Contribution \u00e0 l'\u00e9tude d'un synth\u00e9tiseur de fr\u00e9quence pour objets communicants multistandards en technologie CMOS-SOI \", PhD Thesis , October 2006 , Bordeaux, France C\u00e9dric Majek, \"Contribution \u00e0 l'\u00e9tude d'un synth\u00e9tiseur de fr\u00e9quence pour objets communicants multistandards en technologie CMOS-SOI\", PhD Thesis, October 2006, Bordeaux, France"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2007.4401843"},{"key":"e_1_3_2_1_12_1","first-page":"206","volume-title":"Prentice Hall PTR","author":"Razavi RF","year":"1998","unstructured":"B. Razavi , \u00ab RF Microelectronics \u00bb , Prentice Hall PTR , Upper Saddle River, NJ, USA, 1998 , Chapiter 7: Oscillators , pp. 206 -- 246 . B. Razavi, \u00ab RF Microelectronics \u00bb, Prentice Hall PTR, Upper Saddle River, NJ, USA, 1998, Chapiter 7: Oscillators, pp. 206--246."},{"key":"e_1_3_2_1_13_1","volume-title":"PhD Thesis","author":"Cordeau","year":"2004","unstructured":"D. Cordeau , \"Etude Comportementale et Conception d'Oscillateurs Int\u00e9gr\u00e9s Polyphases Accordables en Fr\u00e9quence en Technologie Si et SiGe pour les Radiocommunications \", PhD Thesis , Poitiers, France , 2004 . D. Cordeau, \"Etude Comportementale et Conception d'Oscillateurs Int\u00e9gr\u00e9s Polyphases Accordables en Fr\u00e9quence en Technologie Si et SiGe pour les Radiocommunications\", PhD Thesis, Poitiers, France, 2004."},{"key":"e_1_3_2_1_14_1","first-page":"6","article-title":"A 1.25 GHz 0.35μm Monolithic CMOS PLL based on a Multiphase Ring Oscillator","volume":"36","author":"Sun T. K.","year":"2001","unstructured":"L. Sun and T. K. Kwasniewski , \" A 1.25 GHz 0.35μm Monolithic CMOS PLL based on a Multiphase Ring Oscillator \", IEEE Journal of Solid State Circuits , vol. 36 , n\u00b0 6 , Juin 2001 . L. Sun and T. K. Kwasniewski, \"A 1.25 GHz 0.35μm Monolithic CMOS PLL based on a Multiphase Ring Oscillator\", IEEE Journal of Solid State Circuits, vol. 36, n\u00b0 6, Juin 2001.","journal-title":"IEEE Journal of Solid State Circuits"}],"event":{"name":"SBCCI '09: 22nd Symposium on Integrated Circuits and System Design","sponsor":["SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","SBMICRO Brazilian Microelectronics Society","IEEE Circuits & Systems Society"],"location":"Natal Brazil","acronym":"SBCCI '09"},"container-title":["Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1601896.1601953","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1601896.1601953","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:17Z","timestamp":1750249397000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1601896.1601953"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8,31]]},"references-count":14,"alternative-id":["10.1145\/1601896.1601953","10.1145\/1601896"],"URL":"https:\/\/doi.org\/10.1145\/1601896.1601953","relation":{},"subject":[],"published":{"date-parts":[[2009,8,31]]},"assertion":[{"value":"2009-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}