{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:15Z","timestamp":1750307535935,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,8,31]],"date-time":"2009-08-31T00:00:00Z","timestamp":1251676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,8,31]]},"DOI":"10.1145\/1601896.1601959","type":"proceedings-article","created":{"date-parts":[[2009,9,8]],"date-time":"2009-09-08T12:53:09Z","timestamp":1252414389000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Protecting digital circuits against hold time violation due to process variability"],"prefix":"10.1145","author":[{"given":"Gustavo","family":"Neuberger","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilson","family":"Wirth","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,8,31]]},"reference":[{"volume-title":"Proceedings of Latin American Test Workshop (LATW), Cuzco.","author":"Neuberger G.","key":"e_1_3_2_1_1_1","unstructured":"Neuberger , G. , Kastensmidt , F. , Wirth , G. , Reis , R. , Brederlow , R. , and Pacha , C . 2007. Statistical Analysis of Variability of Flip-Flop Race Immunity in 130nm and 90nm CMOS Technologies . In Proceedings of Latin American Test Workshop (LATW), Cuzco. Neuberger, G., Kastensmidt, F., Wirth, G., Reis, R., Brederlow, R., and Pacha, C. 2007. Statistical Analysis of Variability of Flip-Flop Race Immunity in 130nm and 90nm CMOS Technologies. In Proceedings of Latin American Test Workshop (LATW), Cuzco."},{"volume-title":"Proceedings of International Interconnect Technology Conference (IITC), 122--124","author":"Mehrotra V.","key":"e_1_3_2_1_2_1","unstructured":"Mehrotra , V. and Boning , D . 2001. Technology Scaling Impact of Variation on Clock Skew and Interconnect Delay . In Proceedings of International Interconnect Technology Conference (IITC), 122--124 . Mehrotra, V. and Boning, D. 2001. Technology Scaling Impact of Variation on Clock Skew and Interconnect Delay. In Proceedings of International Interconnect Technology Conference (IITC), 122--124."},{"volume-title":"Proceedings of IEEE Custom Integrated Circuits, 441--444","author":"Zarkesh-Ha P.","key":"e_1_3_2_1_3_1","unstructured":"Zarkesh-Ha , P. , Mule , T. , and Meindl , J . 1999. Characterization and Modeling of Clock Skew with Process Variations . In Proceedings of IEEE Custom Integrated Circuits, 441--444 . Zarkesh-Ha, P., Mule, T., and Meindl, J. 1999. Characterization and Modeling of Clock Skew with Process Variations. In Proceedings of IEEE Custom Integrated Circuits, 441--444."},{"key":"e_1_3_2_1_4_1","article-title":"Clock Skew Verification in the Presence of IR-Drop in the Power Distribution Network","volume":"9","author":"Saleh R.","year":"2000","unstructured":"Saleh , R. , Hussain , S. , Rochel , S. , and Overhauser , D. 2000 . Clock Skew Verification in the Presence of IR-Drop in the Power Distribution Network . In Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , Vol. 9 , Issue 6, 635--644. Saleh, R., Hussain, S., Rochel, S., and Overhauser, D. 2000. Clock Skew Verification in the Presence of IR-Drop in the Power Distribution Network. In Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 9, Issue 6, 635--644.","journal-title":"Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_5_1","volume-title":"International Technology Roadmap for Semiconductors","author":"Semiconductor Industry Association","year":"2006","unstructured":"Semiconductor Industry Association : International Technology Roadmap for Semiconductors , 2006 . Semiconductor Industry Association: International Technology Roadmap for Semiconductors, 2006."},{"volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 156--161","author":"Shenoy N.","key":"e_1_3_2_1_6_1","unstructured":"Shenoy , N. , Brayton , R. , and Sangiovanni-Vincentelli , A . 1993. Minimum Padding to Satisfy Short Path Constraints . In Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 156--161 . Shenoy, N., Brayton, R., and Sangiovanni-Vincentelli, A. 1993. Minimum Padding to Satisfy Short Path Constraints. In Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 156--161."},{"volume-title":"Proceedings of European Solid-State Circuits Conference (ESSCIRC), 114--117","author":"Neuberger G.","key":"e_1_3_2_1_7_1","unstructured":"Neuberger , G. , Kastensmidt , F. , Wirth , G. , Reis , R. , Brederlow , R. , and Pacha , C . 2006. Statistical Characterization of Hold Time Violations in 130nm CMOS Technology . In Proceedings of European Solid-State Circuits Conference (ESSCIRC), 114--117 . Neuberger, G., Kastensmidt, F., Wirth, G., Reis, R., Brederlow, R., and Pacha, C. 2006. Statistical Characterization of Hold Time Violations in 130nm CMOS Technology. In Proceedings of European Solid-State Circuits Conference (ESSCIRC), 114--117."},{"key":"e_1_3_2_1_8_1","unstructured":"Markovic D. 2000. Analysis and Design of Low-Energy Clocked Storage Elements. Master Dissertation Electrical Engineering and Computer Sciences -- University of California at Berkeley.  Markovic D. 2000. Analysis and Design of Low-Energy Clocked Storage Elements. Master Dissertation Electrical Engineering and Computer Sciences -- University of California at Berkeley."}],"event":{"name":"SBCCI '09: 22nd Symposium on Integrated Circuits and System Design","sponsor":["SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","SBMICRO Brazilian Microelectronics Society","IEEE Circuits & Systems Society"],"location":"Natal Brazil","acronym":"SBCCI '09"},"container-title":["Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1601896.1601959","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1601896.1601959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:17Z","timestamp":1750249397000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1601896.1601959"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8,31]]},"references-count":8,"alternative-id":["10.1145\/1601896.1601959","10.1145\/1601896"],"URL":"https:\/\/doi.org\/10.1145\/1601896.1601959","relation":{},"subject":[],"published":{"date-parts":[[2009,8,31]]},"assertion":[{"value":"2009-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}