{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:15Z","timestamp":1750307535744,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,8,31]],"date-time":"2009-08-31T00:00:00Z","timestamp":1251676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,8,31]]},"DOI":"10.1145\/1601896.1601960","type":"proceedings-article","created":{"date-parts":[[2009,9,8]],"date-time":"2009-09-08T12:53:09Z","timestamp":1252414389000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Twin logic gates"],"prefix":"10.1145","author":[{"given":"Hagen","family":"Saemrow","sequence":"first","affiliation":[{"name":"University of Rostock, Rostock, Germany"}]},{"given":"Claas","family":"Cornelius","sequence":"additional","affiliation":[{"name":"University of Rostock, Rostock, Germany"}]},{"given":"Frank","family":"Sill","sequence":"additional","affiliation":[{"name":"Federal University of Minas Gerais, Belo Horizonte, Brazil"}]},{"given":"Andreas","family":"Tockhorn","sequence":"additional","affiliation":[{"name":"University of Rostock, Rostock, Germany"}]},{"given":"Dirk","family":"Timmermann","sequence":"additional","affiliation":[{"name":"University of Rostock, Rostock, Germany"}]}],"member":"320","published-online":{"date-parts":[[2009,8,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Srinivasan J. etal \"The Impact of Technology Scaling on Lifetime Reliability\" DSN 2004.   Srinivasan J. et al. \"The Impact of Technology Scaling on Lifetime Reliability\" DSN 2004.","DOI":"10.1109\/DSN.2004.1311888"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0265"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Crook D. \"Method of Determining Reliability Screens for Time Dependent Reliability Breakdown\" IRPS 1979.  Crook D. \"Method of Determining Reliability Screens for Time Dependent Reliability Breakdown\" IRPS 1979.","DOI":"10.1109\/IRPS.1979.362863"},{"key":"e_1_3_2_1_4_1","volume-title":"Electron Devices","author":"Vogel E.","year":"2000","unstructured":"Vogel , E. et al., \"Reliability of Ultra-Thin Silicon Dioxide Under Combined Substrate Hot Electron and Constant Voltage Tunneling Stress \", Electron Devices , 2000 . Vogel, E. et al., \"Reliability of Ultra-Thin Silicon Dioxide Under Combined Substrate Hot Electron and Constant Voltage Tunneling Stress\", Electron Devices, 2000."},{"key":"e_1_3_2_1_5_1","volume-title":"et al., \"GOB in FET devices and circuits: From nanoscale physics to system-level reliability","author":"Kaczer B.","year":"2007","unstructured":"Kaczer , B. et al., \"GOB in FET devices and circuits: From nanoscale physics to system-level reliability \", Elsevier , 2007 . Kaczer, B. et al., \"GOB in FET devices and circuits: From nanoscale physics to system-level reliability\", Elsevier, 2007."},{"key":"e_1_3_2_1_6_1","unstructured":"Semiconductor Industry Association (SIA) \"International Technology Roadmap for Semiconductors\" Release 2007.  Semiconductor Industry Association (SIA) \"International Technology Roadmap for Semiconductors\" Release 2007."},{"key":"e_1_3_2_1_7_1","volume-title":"ASAP","author":"Chen Z.","year":"1995","unstructured":"Chen , Z. and Koren , I ., \" Techniques for Yield Enhancement of VLSI Adders \", ASAP , 1995 . Chen, Z. and Koren, I., \"Techniques for Yield Enhancement of VLSI Adders\", ASAP, 1995."},{"key":"e_1_3_2_1_8_1","volume-title":"ISCA","author":"Srinivasan J.","year":"2004","unstructured":"Srinivasan , J. et al., \"The Case for Lifetime Reliability-Aware Microprocessors \", ISCA , 2004 . Srinivasan, J. et al., \"The Case for Lifetime Reliability-Aware Microprocessors\", ISCA, 2004."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.86"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1404371.1404407"},{"key":"e_1_3_2_1_11_1","volume-title":"M Kaufmann","author":"Koren I.","year":"2007","unstructured":"Koren , I. and Krisha , C. , \" Fault-tolerant Systems \", M Kaufmann , 2007 . Koren, I. and Krisha, C., \"Fault-tolerant Systems\", M Kaufmann, 2007."},{"key":"e_1_3_2_1_12_1","volume-title":"IRPS","author":"Lindner B.","year":"2003","unstructured":"Lindner , B. et al., \"Growth and Scaling of Oxide Conduction after Breakdwon \", IRPS , 2003 . Lindner, B. et al., \"Growth and Scaling of Oxide Conduction after Breakdwon\", IRPS, 2003."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024683708105"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309976"},{"key":"e_1_3_2_1_15_1","volume-title":"TUZ","author":"Saemrow H.","year":"2009","unstructured":"Saemrow , H. , Comparison of Strategies for Redundancy to improve Reliability concerning GOB \", TUZ , 2009 Saemrow, H., et al., \"Comparison of Strategies for Redundancy to improve Reliability concerning GOB\", TUZ, 2009"}],"event":{"name":"SBCCI '09: 22nd Symposium on Integrated Circuits and System Design","sponsor":["SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","SBMICRO Brazilian Microelectronics Society","IEEE Circuits & Systems Society"],"location":"Natal Brazil","acronym":"SBCCI '09"},"container-title":["Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1601896.1601960","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1601896.1601960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:17Z","timestamp":1750249397000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1601896.1601960"}},"subtitle":["improved logic reliability by redundancy concerning gate oxide breakdown"],"short-title":[],"issued":{"date-parts":[[2009,8,31]]},"references-count":15,"alternative-id":["10.1145\/1601896.1601960","10.1145\/1601896"],"URL":"https:\/\/doi.org\/10.1145\/1601896.1601960","relation":{},"subject":[],"published":{"date-parts":[[2009,8,31]]},"assertion":[{"value":"2009-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}