{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:15Z","timestamp":1750307535648,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,8,31]],"date-time":"2009-08-31T00:00:00Z","timestamp":1251676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,8,31]]},"DOI":"10.1145\/1601896.1601963","type":"proceedings-article","created":{"date-parts":[[2009,9,8]],"date-time":"2009-09-08T12:53:09Z","timestamp":1252414389000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Functional verification of power gate design in SystemC RTL"],"prefix":"10.1145","author":[{"given":"George Sobral","family":"Silveira","sequence":"first","affiliation":[{"name":"Universidade Federal de Campina Grande, Campina Grande, PB - Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alisson Vasconcelos","family":"Brito","sequence":"additional","affiliation":[{"name":"Universidade Federal da Para\u00edba, Center Rio Tinto, PB - Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elmar U. K.","family":"Melcher","sequence":"additional","affiliation":[{"name":"Universidade Federal de Campina Grande, Campina Grande, PB - Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,8,31]]},"reference":[{"unstructured":"Keating M. Flynn D. Aitken R. Gibbons A. Shi K. Low Power Methodology Manual For System-on-Chip Design Series: Series on Integrated Circuits and Systems 2007 XVI 304 p. Hardcover ISBN: 978-0-387-71818-7   Keating M. Flynn D. Aitken R. Gibbons A. Shi K. Low Power Methodology Manual For System-on-Chip Design Series: Series on Integrated Circuits and Systems 2007 XVI 304 p. Hardcover ISBN: 978-0-387-71818-7","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"crossref","unstructured":"SILVA K. R. G. et al. A methodology aimed at better integration of functional verification and rtl design. Design Automation for Embedded Systems. Springer Netherlands v. 10 n. 4 \/ December 2005 p. 285--298.  SILVA K. R. G. et al. A methodology aimed at better integration of functional verification and rtl design. Design Automation for Embedded Systems . Springer Netherlands v. 10 n. 4 \/ December 2005 p. 285--298.","key":"e_1_3_2_1_2_1","DOI":"10.1007\/s10617-006-9587-6"},{"volume-title":"'02","first-page":"7072","key":"e_1_3_2_1_3_1"},{"volume-title":"SCD Source '07","year":"2009","author":"Singh","key":"e_1_3_2_1_4_1"},{"unstructured":"Mentor Graphics Questa. Available at: http:\/\/www.mentor.com\/products\/fv\/news\/questa_functional_verification_low_power Accessed: 09\/08\/2008.  Mentor Graphics Questa. Available at: http:\/\/www.mentor.com\/products\/fv\/news\/questa_functional_verification_low_power Accessed: 09\/08\/2008.","key":"e_1_3_2_1_5_1"},{"unstructured":"Cadence. Low-Power Methodology Kit. Available at: http:\/\/www.cadence.com\/products\/fv\/lowpower_kit\/pages\/default.aspx Accessed: 09\/08\/2008.  Cadence. Low-Power Methodology Kit. Available at: http:\/\/www.cadence.com\/products\/fv\/lowpower_kit\/pages\/default.aspx Accessed: 09\/08\/2008.","key":"e_1_3_2_1_6_1"},{"volume-title":"Anmol. Sequential Transformations for Low Power and CPF. In Low Power Coalition Workshop '08","year":"2008","author":"Mathur","key":"e_1_3_2_1_7_1"},{"unstructured":"Anderson Tom. Power mode technologies verify today's SoCs. EE Times. 2008 Available at: <http:\/\/www.eetimes.com\/showArticle.jhtml?articleID=206900466> Accessed: 25\/09\/2008.  Anderson Tom. Power mode technologies verify today's SoCs. EE Times . 2008 Available at: <http:\/\/www.eetimes.com\/showArticle.jhtml?articleID=206900466> Accessed: 25\/09\/2008.","key":"e_1_3_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/ISVLSI.2006.23"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/ISVLSI.2007.69"},{"unstructured":"SystemC. Available at: http:\/\/www.systemc.org Accessed: 08\/08\/2008.  SystemC. Available at: http:\/\/www.systemc.org Accessed: 08\/08\/2008.","key":"e_1_3_2_1_11_1"}],"event":{"sponsor":["SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","SBMICRO Brazilian Microelectronics Society","IEEE Circuits & Systems Society"],"acronym":"SBCCI '09","name":"SBCCI '09: 22nd Symposium on Integrated Circuits and System Design","location":"Natal Brazil"},"container-title":["Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1601896.1601963","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1601896.1601963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:17Z","timestamp":1750249397000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1601896.1601963"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8,31]]},"references-count":11,"alternative-id":["10.1145\/1601896.1601963","10.1145\/1601896"],"URL":"https:\/\/doi.org\/10.1145\/1601896.1601963","relation":{},"subject":[],"published":{"date-parts":[[2009,8,31]]},"assertion":[{"value":"2009-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}