{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T15:00:03Z","timestamp":1770044403562,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,9,20]],"date-time":"2009-09-20T00:00:00Z","timestamp":1253404800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,9,20]]},"DOI":"10.1145\/1614320.1614345","type":"proceedings-article","created":{"date-parts":[[2009,9,22]],"date-time":"2009-09-22T14:18:08Z","timestamp":1253629088000},"page":"217-228","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":147,"title":["A scalable micro wireless interconnect structure for CMPs"],"prefix":"10.1145","author":[{"given":"Suk-Bok","family":"Lee","sequence":"first","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]},{"given":"Sai-Wang","family":"Tam","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]},{"given":"Ioannis","family":"Pefkianakis","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]},{"given":"Songwu","family":"Lu","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]},{"given":"M. Frank","family":"Chang","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]},{"given":"Chuanxiong","family":"Guo","sequence":"additional","affiliation":[{"name":"Microsoft Research Asia, Beijing, China"}]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]},{"given":"Chunyi","family":"Peng","sequence":"additional","affiliation":[{"name":"Microsoft Research Asia, Beijing, China"}]},{"given":"Mishali","family":"Naik","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]},{"given":"Lixia","family":"Zhang","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,9,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339691"},{"key":"e_1_3_2_1_2_1","volume-title":"Hot Chips","author":"Andrews J.","year":"2005","unstructured":"J. Andrews and N. Backer . Xbox360 system architecture . Hot Chips , 2005 . J. Andrews and N. Backer. Xbox360 system architecture. Hot Chips, 2005."},{"key":"e_1_3_2_1_3_1","unstructured":"Ansoft Corporation. High Frequency Structure Simulator (HFSS). http:\/\/www.ansoft.com\/products\/hf\/hfss\/  Ansoft Corporation. High Frequency Structure Simulator (HFSS). http:\/\/www.ansoft.com\/products\/hf\/hfss\/"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278667"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339696"},{"key":"e_1_3_2_1_7_1","volume-title":"HPCA","author":"M.-C.","year":"2008","unstructured":"M.-C. F. Chang et al. CMP network-on-chip overlaid with multi-band RF-Interconnect . HPCA , 2008 . M.-C. F. Chang et al. CMP network-on-chip overlaid with multi-band RF-Interconnect. HPCA, 2008."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1521747.1521818"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2004.1339205"},{"key":"e_1_3_2_1_10_1","volume-title":"OSDI","author":"S.","year":"2006","unstructured":"S. Boyd-Wickizer et al. Corey: an operating system for many cores . OSDI , 2006 . S. Boyd-Wickizer et al. Corey: an operating system for many cores. OSDI, 2006."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. Stanford Conf. Advanced Research VLSI","author":"Dally W.","year":"1987","unstructured":"W. Dally . Wire efficient VLSI multiprocessor communication networks . Proc. Stanford Conf. Advanced Research VLSI , 1987 . W. Dally. Wire efficient VLSI multiprocessor communication networks. Proc. Stanford Conf. Advanced Research VLSI, 1987."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004868"},{"key":"e_1_3_2_1_15_1","volume-title":"Communicating Process Architectures","author":"Duller A.","year":"2003","unstructured":"A. Duller , G. Panesar , and D. Towner . Parallel Processing - the picoChip way! . Communicating Process Architectures , 2003 . A. Duller, G. Panesar, and D. Towner. Parallel Processing - the picoChip way!. Communicating Process Architectures, 2003."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.997846"},{"key":"e_1_3_2_1_17_1","volume-title":"Garnet: A detailed interconnection network model inside a full-system simulation framework. TR CE-P08-001","author":"Agarwal N.","year":"2007","unstructured":"N. Agarwal Garnet: A detailed interconnection network model inside a full-system simulation framework. TR CE-P08-001 , Princeton University , 2007 . N. Agarwal et al. Garnet: A detailed interconnection network model inside a full-system simulation framework. TR CE-P08-001, Princeton University, 2007."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140384"},{"key":"e_1_3_2_1_19_1","unstructured":"A. Ghuloum Unwelcome advice from Intel.blogs.intel.com\/research\/2008\/06\/unwelcome_advice.  A. Ghuloum Unwelcome advice from Intel.blogs.intel.com\/research\/2008\/06\/unwelcome_advice."},{"key":"e_1_3_2_1_20_1","volume-title":"2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects","author":"Grot B.","year":"2008","unstructured":"B. Grot and S. W. Keckler . Scalable on-chip interconnect topologies . 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects , 2008 . B. Grot and S. W. Keckler. Scalable on-chip interconnect topologies. 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects, 2008."},{"key":"e_1_3_2_1_21_1","unstructured":"International technology roadmap for semiconductors 2007 edition.http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapter\/2007_Wireless.pdf  International technology roadmap for semiconductors 2007 edition.http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapter\/2007_Wireless.pdf"},{"key":"e_1_3_2_1_23_1","author":"Kahle J.","year":"2005","unstructured":"J. Kahle , M. Day , H. Hofstee , C. Johns , T. Maeurer and D. Shippy . Introduction to the Cell multiprocessor. IBM Journal of Research and Development , 2005 . J. Kahle, M. Day, H. Hofstee, C. Johns, T. Maeurer and D. Shippy. Introduction to the Cell multiprocessor. IBM Journal of Research and Development, 2005.","journal-title":"Introduction to the Cell multiprocessor. IBM Journal of Research and Development"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"key":"e_1_3_2_1_25_1","unstructured":"G. Koch. Intel's road to multi-core chip architecture.www.intel.com\/cd\/00\/00\/22\/09\/220997_220997.pdf  G. Koch. Intel's road to multi-core chip architecture.www.intel.com\/cd\/00\/00\/22\/09\/220997_220997.pdf"},{"key":"e_1_3_2_1_26_1","unstructured":"NVIDIA Quadro FX 5600. http:\/\/www.nvidia.com\/docs\/IO\/40049\/quadro_fx_5600_datasheet.pdf  NVIDIA Quadro FX 5600. http:\/\/www.nvidia.com\/docs\/IO\/40049\/quadro_fx_5600_datasheet.pdf"},{"key":"e_1_3_2_1_27_1","unstructured":"NVIDIA Tesla C1060. http:\/\/www.nvidia.com\/docs\/IO\/56483\/Tesla_C1060_boardSpec_v03.pdf  NVIDIA Tesla C1060. http:\/\/www.nvidia.com\/docs\/IO\/56483\/Tesla_C1060_boardSpec_v03.pdf"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095408.1095418"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01720-9","volume-title":"Chip multiprocessor architecture: techniques to improve throughput and latency. Morgan&Claypool","author":"Olukotun K.","year":"2007","unstructured":"K. Olukotun , L. Hammond , and J. Laudon . Chip multiprocessor architecture: techniques to improve throughput and latency. Morgan&Claypool , 2007 . K. Olukotun, L. Hammond, and J. Laudon. Chip multiprocessor architecture: techniques to improve throughput and latency. Morgan&Claypool, 2007."},{"key":"e_1_3_2_1_30_1","volume-title":"VLSI Symposium","author":"Tam S.-W.","year":"2009","unstructured":"S.-W. Tam A simultaneous tri-band on-chip RF-Interconnect for future network-on-chip . VLSI Symposium , 2009 . S.-W. Tam et al. A simultaneous tri-band on-chip RF-Interconnect for future network-on-chip. VLSI Symposium, 2009."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523262"},{"key":"e_1_3_2_1_32_1","volume-title":"IEEE ISSCC","author":"Vangal S.","year":"2007","unstructured":"S. Vangal 28 TFLOPS network-on-chip in 65nm CMOS . IEEE ISSCC , 2007 . S. Vangal et al. An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS. IEEE ISSCC, 2007."},{"key":"e_1_3_2_1_33_1","volume-title":"Wang et al. Orion: a power-performance simulator for interconnection networks. Int' Symposium on Microarchitecture","author":"H.","year":"2002","unstructured":"H. -S. Wang et al. Orion: a power-performance simulator for interconnection networks. Int' Symposium on Microarchitecture , 2002 . H. -S. Wang et al. Orion: a power-performance simulator for interconnection networks. Int' Symposium on Microarchitecture, 2002."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.86"}],"event":{"name":"MobiCom'09: Annual International Conference on Mobile Computing and Networking","location":"Beijing China","acronym":"MobiCom'09","sponsor":["SIGMOBILE ACM Special Interest Group on Mobility of Systems, Users, Data and Computing","ACM Association for Computing Machinery"]},"container-title":["Proceedings of the 15th annual international conference on Mobile computing and networking"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1614320.1614345","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1614320.1614345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:18:05Z","timestamp":1750249085000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1614320.1614345"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9,20]]},"references-count":32,"alternative-id":["10.1145\/1614320.1614345","10.1145\/1614320"],"URL":"https:\/\/doi.org\/10.1145\/1614320.1614345","relation":{},"subject":[],"published":{"date-parts":[[2009,9,20]]},"assertion":[{"value":"2009-09-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}