{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:20Z","timestamp":1750307540425,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,9,23]],"date-time":"2009-09-23T00:00:00Z","timestamp":1253664000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["216682"],"award-info":[{"award-number":["216682"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,9,23]]},"DOI":"10.1145\/1620405.1620424","type":"proceedings-article","created":{"date-parts":[[2009,9,25]],"date-time":"2009-09-25T19:16:31Z","timestamp":1253906191000},"page":"130-139","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Using hardware methods to improve time-predictable performance in real-time Java systems"],"prefix":"10.1145","author":[{"given":"Jack","family":"Whitham","sequence":"first","affiliation":[{"name":"University of York, York"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Neil","family":"Audsley","sequence":"additional","affiliation":[{"name":"University of York, York"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Schoeberl","sequence":"additional","affiliation":[{"name":"Vienna University of Technology, Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,9,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Agility DS. Handel-C Language Reference Manual. http:\/\/agilityds.com\/literature\/HandelC_Language_Reference_Manual.pdf.  Agility DS. Handel-C Language Reference Manual. http:\/\/agilityds.com\/literature\/HandelC_Language_Reference_Manual.pdf."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2006.45"},{"key":"e_1_3_2_1_3_1","volume-title":"The Designer's Guide to VHDL","author":"Ashenden P. J.","year":"2001","unstructured":"P. J. Ashenden . The Designer's Guide to VHDL . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2001 . P. J. Ashenden. The Designer's Guide to VHDL. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2001."},{"key":"e_1_3_2_1_4_1","first-page":"21","volume-title":"Proc. RTCSA","author":"Audsley N.","year":"2004","unstructured":"N. Audsley and I. Bate . Synthesis of Legacy Real-Time Ada Software to FPGA . In Proc. RTCSA , pages 21 -- 40 , 2004 . N. Audsley and I. Bate. Synthesis of Legacy Real-Time Ada Software to FPGA. In Proc. RTCSA, pages 21--40, 2004."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the 3rd U.K. ACM SIGDA Workshop on Electronic Design Automation","author":"Audsley N.","year":"2003","unstructured":"N. Audsley , I. Bate , and M. Ward . Mapping Concurrent Real-Time Software to FPGA . In Proceedings of the 3rd U.K. ACM SIGDA Workshop on Electronic Design Automation , 2003 . N. Audsley, I. Bate, and M. Ward. Mapping Concurrent Real-Time Software to FPGA. In Proceedings of the 3rd U.K. ACM SIGDA Workshop on Electronic Design Automation, 2003."},{"key":"e_1_3_2_1_6_1","first-page":"207","volume-title":"Advanced Programming for the Java 2 Platform","author":"Austin C.","year":"2000","unstructured":"C. Austin and M. Pawlan . JNI Technology . In Advanced Programming for the Java 2 Platform , pages 207 -- 230 , 2000 . http:\/\/java.sun.com\/developer\/Books\/j2ee\/advancedprogramming\/jni.pdf. C. Austin and M. Pawlan. JNI Technology. In Advanced Programming for the Java 2 Platform, pages 207--230, 2000. http:\/\/java.sun.com\/developer\/Books\/j2ee\/advancedprogramming\/jni.pdf."},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. TCLTK, page 15","author":"Beazley D. M.","year":"1996","unstructured":"D. M. Beazley . Swig: an easy to use tool for integrating scripting languages with c and C++ . In Proc. TCLTK, page 15 . USENIX Association , 1996 . D. M. Beazley. Swig: an easy to use tool for integrating scripting languages with c and C++. In Proc. TCLTK, page 15. USENIX Association, 1996."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167999.1168010"},{"key":"e_1_3_2_1_9_1","volume-title":"http:\/\/www.linuxdevices.com\/articles\/AT3888835064.html","author":"Filippov A.","year":"2002","unstructured":"A. Filippov . Building an Ogg Theora camera using an FPGA and embedded Linux (accessed 26 April 07). http:\/\/www.linuxdevices.com\/articles\/AT3888835064.html , 2002 . A. Filippov. Building an Ogg Theora camera using an FPGA and embedded Linux (accessed 26 April 07). http:\/\/www.linuxdevices.com\/articles\/AT3888835064.html, 2002."},{"key":"e_1_3_2_1_10_1","unstructured":"Git. Version control system. http:\/\/git-scm.com\/.  Git. Version control system. http:\/\/git-scm.com\/."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1066677.1066877"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"Proc. WCET","author":"Gustaffson J.","year":"2006","unstructured":"J. Gustaffson , A. Ermedahl , and B. Lisper . Algorithms for infeasible path calculation . In Proc. WCET , pages 1 -- 6 , 2006 . J. Gustaffson, A. Ermedahl, and B. Lisper. Algorithms for infeasible path calculation. In Proc. WCET, pages 1--6, 2006."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/863631.880531"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.814618"},{"key":"e_1_3_2_1_15_1","volume-title":"2nd International Workshop on the Certification of Safety-Critical Software Controlled Systems (SafeCert 2009)","author":"Henties T.","year":"2009","unstructured":"T. Henties , J. J. Hunt , D. Locke , K. Nilsen , M. Schoeberl , and J. Vitek . Java for safety-critical applications . In 2nd International Workshop on the Certification of Safety-Critical Software Controlled Systems (SafeCert 2009) , Mar. 2009 . T. Henties, J. J. Hunt, D. Locke, K. Nilsen, M. Schoeberl, and J. Vitek. Java for safety-critical applications. In 2nd International Workshop on the Certification of Safety-Critical Software Controlled Systems (SafeCert 2009), Mar. 2009."},{"key":"e_1_3_2_1_16_1","volume-title":"Worst-case execution time analysis for real-time Java. Master's thesis","author":"Huber B.","year":"2009","unstructured":"B. Huber . Worst-case execution time analysis for real-time Java. Master's thesis , Vienna University of Technology , Austria , 2009 . B. Huber. Worst-case execution time analysis for real-time Java. Master's thesis, Vienna University of Technology, Austria, 2009."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150350"},{"key":"e_1_3_2_1_18_1","volume-title":"Re: Use of JNI as part of a Java\/co-processor interface. Email on JEOPARD mailing list","author":"Proetel Ingo","year":"2008","unstructured":"Ingo Proetel . Re: Use of JNI as part of a Java\/co-processor interface. Email on JEOPARD mailing list , 30 May 2008 . Ingo Proetel. Re: Use of JNI as part of a Java\/co-processor interface. Email on JEOPARD mailing list, 30 May 2008."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/367701.367714"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/827271.829103"},{"key":"e_1_3_2_1_21_1","unstructured":"Mathworks. Simulink - Simulation and Model-Based Design. http:\/\/www.mathworks.com\/products\/simulink\/.  Mathworks. Simulink - Simulation and Model-Based Design. http:\/\/www.mathworks.com\/products\/simulink\/."},{"key":"e_1_3_2_1_22_1","volume-title":"Vienna University of Technology","author":"Pitter C.","year":"2009","unstructured":"C. Pitter . Time-Predictable Java Chip-Multiprocessor. PhD thesis , Vienna University of Technology , Austria , 2009 . C. Pitter. Time-Predictable Java Chip-Multiprocessor. PhD thesis, Vienna University of Technology, Austria, 2009."},{"key":"e_1_3_2_1_23_1","volume-title":"Proc. WCET","author":"Puschner P.","year":"2002","unstructured":"P. Puschner . Is worst-case execution-time analysis a non-problem? -- towards new software and hardware architectures . In Proc. WCET , 2002 . P. Puschner. Is worst-case execution-time analysis a non-problem? -- towards new software and hardware architectures. In Proc. WCET, 2002."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008119029962"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.06.001"},{"key":"e_1_3_2_1_26_1","volume-title":"CreateSpace","author":"Schoeberl M.","year":"2009","unstructured":"M. Schoeberl . JOP Reference Handbook. Number ISBN 978-1438239699 . CreateSpace , 2009 . Available at http:\/\/www.jopdesign.com\/doc\/handbook.pdf. M. Schoeberl. JOP Reference Handbook. Number ISBN 978-1438239699. CreateSpace, 2009. Available at http:\/\/www.jopdesign.com\/doc\/handbook.pdf."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/758480"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167999.1168033"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2008.63"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2008.39"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"e_1_3_2_1_32_1","unstructured":"Verilog.com. Verilog Resources. http:\/\/www.verilog.com\/.  Verilog.com. Verilog Resources. http:\/\/www.verilog.com\/."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/103085.103089"},{"volume-title":"Virtex-4 Family Overview. Datasheet DS112","year":"2007","key":"e_1_3_2_1_35_1","unstructured":"Xilinx. Virtex-4 Family Overview. Datasheet DS112 , Xilinx Corporation , 2007 . Xilinx. Virtex-4 Family Overview. Datasheet DS112, Xilinx Corporation, 2007."}],"event":{"name":"JTRES '09: JTRES '09 -Proceedings of the 7th International Workshop on Java Technologies for Real-time and Embedded Systems","sponsor":["Universidad Complutense de Madrid","aicas GmbH","Sun Sun"],"location":"Madrid Spain","acronym":"JTRES '09"},"container-title":["Proceedings of the 7th International Workshop on Java Technologies for Real-Time and Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1620405.1620424","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1620405.1620424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:24Z","timestamp":1750249404000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1620405.1620424"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9,23]]},"references-count":34,"alternative-id":["10.1145\/1620405.1620424","10.1145\/1620405"],"URL":"https:\/\/doi.org\/10.1145\/1620405.1620424","relation":{},"subject":[],"published":{"date-parts":[[2009,9,23]]},"assertion":[{"value":"2009-09-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}