{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T17:48:35Z","timestamp":1761155315750,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,9,13]],"date-time":"2009-09-13T00:00:00Z","timestamp":1252800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["21226018"],"award-info":[{"award-number":["21226018"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,9,13]]},"DOI":"10.1145\/1621960.1621962","type":"proceedings-article","created":{"date-parts":[[2009,11,4]],"date-time":"2009-11-04T18:29:35Z","timestamp":1257359375000},"page":"7-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Performance tuning and analysis of future vector processors based on the roofline model"],"prefix":"10.1145","author":[{"given":"Yoshiei","family":"Sato","sequence":"first","affiliation":[{"name":"Tohoku University"}]},{"given":"Ryuichi","family":"Nagaoka","sequence":"additional","affiliation":[{"name":"Tohoku University"}]},{"given":"Akihiro","family":"Musa","sequence":"additional","affiliation":[{"name":"NEC Corporation"}]},{"given":"Ryusuke","family":"Egawa","sequence":"additional","affiliation":[{"name":"Tohoku University"}]},{"given":"Hiroyuki","family":"Takizawa","sequence":"additional","affiliation":[{"name":"Tohoku University"}]},{"given":"Koki","family":"Okabe","sequence":"additional","affiliation":[{"name":"Tohoku University"}]},{"given":"Hiroaki","family":"Kobayashi","sequence":"additional","affiliation":[{"name":"Tohoku University"}]}],"member":"320","published-online":{"date-parts":[[2009,9,13]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/1362622.1362646"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1016\/j.epsl.2007.01.019"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/MM.2005.20"},{"key":"e_1_3_2_1_4_1","first-page":"3","volume-title":"High Performance Computing on Vector Systems 2008","author":"Kobayashi H.","year":"2008","unstructured":"H. Kobayashi , R. Egawa , H. Takizawa , K. Okabe , A. Musa , T. Soga , and Y. Shimomura . First Experiences with NEC SX-9 . High Performance Computing on Vector Systems 2008 , pages 3 -- 11 , 2008 . H. Kobayashi, R. Egawa, H. Takizawa, K. Okabe, A. Musa, T. Soga, and Y. Shimomura. First Experiences with NEC SX-9. High Performance Computing on Vector Systems 2008, pages 3--11, 2008."},{"key":"e_1_3_2_1_5_1","first-page":"247","volume-title":"High Performance Computing on Vector Systems 2007","author":"Kobayashi H.","year":"2007","unstructured":"H. Kobayashi , A. Musa , Y. Sato , H. Takizawa , and K. Okabe . The Potential of On-Chip Memory Systems for Future Vector Architecture . High Performance Computing on Vector Systems 2007 , pages 247 -- 264 , 2007 . H. Kobayashi, A. Musa, Y. Sato, H. Takizawa, and K. Okabe. The Potential of On-Chip Memory Systems for Future Vector Architecture. High Performance Computing on Vector Systems 2007, pages 247--264, 2007."},{"key":"e_1_3_2_1_6_1","first-page":"279","volume-title":"Proceedings of SSR2003","author":"Kobayashi T.","year":"2003","unstructured":"T. Kobayashi and M. Sato . FDTD simulation on array antenna SAR-GPR for land mine detection . Proceedings of SSR2003 , pages 279 -- 283 , 2003 . T. Kobayashi and M. Sato. FDTD simulation on array antenna SAR-GPR for land mine detection. Proceedings of SSR2003, pages 279--283, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1327171.1327173"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/ISPA.2008.100"},{"issue":"4","key":"e_1_3_2_1_9_1","first-page":"15","article-title":"Hardware Technology of the SX-9","volume":"3","author":"Nakazato S.","year":"2008","unstructured":"S. Nakazato , S. Tagaya , N. Nakagomi , T. Watai , and A. Sawamura . Hardware Technology of the SX-9 . NEC Technical Journal , 3 ( 4 ): 15 -- 18 , 2008 . S. Nakazato, S. Tagaya, N. Nakagomi, T. Watai, and A. Sawamura. Hardware Technology of the SX-9. NEC Technical Journal, 3(4):15--18, 2008.","journal-title":"NEC Technical Journal"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1007\/11403937_5"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/1006209.1006235"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/1654059.1654088"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of 2004 International Symposium on Antennnas and Propagation, 1:69--72","author":"Takagi Y.","year":"2004","unstructured":"Y. Takagi , H. Sato , Y. Wagatsuma , and K. Sawamura . Study of High Gain and Broadband Antipodal Fermi Antenna with Corrugation . Proceedings of 2004 International Symposium on Antennnas and Propagation, 1:69--72 , 2004 . Y. Takagi, H. Sato, Y. Wagatsuma, and K. Sawamura. Study of High Gain and Broadband Antipodal Fermi Antenna with Corrugation. Proceedings of 2004 International Symposium on Antennnas and Propagation, 1:69--72, 2004."},{"key":"e_1_3_2_1_14_1","volume-title":"HP Laboratories","author":"Thoziyoor S.","year":"2008","unstructured":"S. Thoziyoor , N. Muralimanohar , J. H. Ahn , and N. P. Jouppi . Cacti 5.1 . HP Laboratories , 2008 . S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. Cacti 5.1. HP Laboratories, 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/1498765.1498785"}],"event":{"acronym":"MEDEA '09","name":"MEDEA '09: The 2009 workshop on MEmory performance: DEaling with Applications, systems and architectures","location":"Raleigh North Carolina USA"},"container-title":["Proceedings of the 10th workshop on MEmory performance: DEaling with Applications, systems and architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1621960.1621962","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1621960.1621962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:03Z","timestamp":1750255083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1621960.1621962"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9,13]]},"references-count":15,"alternative-id":["10.1145\/1621960.1621962","10.1145\/1621960"],"URL":"https:\/\/doi.org\/10.1145\/1621960.1621962","relation":{},"subject":[],"published":{"date-parts":[[2009,9,13]]},"assertion":[{"value":"2009-09-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}