{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:37:18Z","timestamp":1750307838761,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,9,13]],"date-time":"2009-09-13T00:00:00Z","timestamp":1252800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004965","name":"Sixth Framework Programme","doi-asserted-by":"publisher","award":["27648 (FP6)"],"award-info":[{"award-number":["27648 (FP6)"]}],"id":[{"id":"10.13039\/501100004965","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003176","name":"Ministerio de Educaci\u00f3n, Cultura y Deporte","doi-asserted-by":"publisher","award":["TIN2007-60625"],"award-info":[{"award-number":["TIN2007-60625"]}],"id":[{"id":"10.13039\/501100003176","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,9,13]]},"DOI":"10.1145\/1621960.1621963","type":"proceedings-article","created":{"date-parts":[[2009,11,4]],"date-time":"2009-11-04T18:29:35Z","timestamp":1257359375000},"page":"15-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Achieving high memory performance from heterogeneous architectures with the SARC programming model"],"prefix":"10.1145","author":[{"given":"Roger","family":"Ferrer","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Vicen\u00e7","family":"Beltran","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Marc","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2009,9,13]]},"reference":[{"volume-title":"Corporation. AMD 2007 Technology Analyst Day. http:\/\/www2.amd.com\/us-en\/assets\/content_type\/DownloadableAssets\/FinancialA-DayNewsSummary121307FINAL.pdf.","author":"AMD","unstructured":"AMD Corporation. AMD 2007 Technology Analyst Day. http:\/\/www2.amd.com\/us-en\/assets\/content_type\/DownloadableAssets\/FinancialA-DayNewsSummary121307FINAL.pdf. AMD Corporation. AMD 2007 Technology Analyst Day. http:\/\/www2.amd.com\/us-en\/assets\/content_type\/DownloadableAssets\/FinancialA-DayNewsSummary121307FINAL.pdf.","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1007\/978-3-642-02303-3_13"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1007\/978-3-540-69303-1_1"},{"key":"e_1_3_2_1_4_1","volume-title":"Computer Architecture Department","author":"Beltran V.","year":"2009","unstructured":"V. Beltran , D. Carrera , J. Torres , and E. Ayguad\u00e9 . Cooperative Multithreading on the Cell BE. Technical report , Computer Architecture Department , Technical University of Catalonia , April 2009 . V. Beltran, D. Carrera, J. Torres, and E. Ayguad\u00e9. Cooperative Multithreading on the Cell BE. Technical report, Computer Architecture Department, Technical University of Catalonia, April 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/RT.2006.280210"},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of First Workshop on Software Tools for Multi-Core Systems","author":"Bouzas B.","year":"2006","unstructured":"B. Bouzas , R. Cooper , J. Greene , M. Pepe , and M. J. Prelle . MultiCore Framework: An API for Programming Heterogeneous Multicore Processors . In Proceedings of First Workshop on Software Tools for Multi-Core Systems , New York, NY, USA , 2006 . Mercury Computer Systems. B. Bouzas, R. Cooper, J. Greene, M. Pepe, and M. J. Prelle. MultiCore Framework: An API for Programming Heterogeneous Multicore Processors. In Proceedings of First Workshop on Software Tools for Multi-Core Systems, New York, NY, USA, 2006. Mercury Computer Systems."},{"key":"e_1_3_2_1_7_1","volume-title":"IBM Developer Works","author":"Chen T.","year":"2005","unstructured":"T. Chen , R. Raghavan , J. Dale , and E. Iwata . Cell Broadband Engine Architecture and its first implementation . IBM Developer Works , November 2005 . T. Chen, R. Raghavan, J. Dale, and E. Iwata. Cell Broadband Engine Architecture and its first implementation. IBM Developer Works, November 2005."},{"key":"e_1_3_2_1_8_1","first-page":"314","volume-title":"LCPC","author":"Chen T.","year":"2006","unstructured":"T. Chen , Z. Sura , K. O'Brien , and J. K. O'Brien . Optimizing the Use of Static Buffers for DMA on a CELL Chip . In LCPC , pages 314 -- 329 . Springer Berlin \/ Heidelberg , 2006 . T. Chen, Z. Sura, K. O'Brien, and J. K. O'Brien. Optimizing the Use of Static Buffers for DMA on a CELL Chip. In LCPC, pages 314--329. Springer Berlin \/ Heidelberg, 2006."},{"key":"e_1_3_2_1_9_1","volume-title":"HMPP: A Hybrid Multi-core Parallel Programming Environment. In Workshop on General Processing Using GPUs","author":"Dolbeau R.","year":"2006","unstructured":"R. Dolbeau , S. Bihan , and F. Bodin . HMPP: A Hybrid Multi-core Parallel Programming Environment. In Workshop on General Processing Using GPUs , 2006 . R. Dolbeau, S. Bihan, and F. Bodin. HMPP: A Hybrid Multi-core Parallel Programming Environment. In Workshop on General Processing Using GPUs, 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.5555\/1789826.1789839"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1147\/sj.451.0059"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/1509084.1509095"},{"key":"e_1_3_2_1_13_1","volume-title":"TU Dresden","author":"Hackenberg D.","year":"2008","unstructured":"D. Hackenberg . Fast Matrix Multiplication on Cell (SMP) Systems , TU Dresden , 2008 . D. Hackenberg. Fast Matrix Multiplication on Cell (SMP) Systems, TU Dresden, 2008."},{"key":"e_1_3_2_1_14_1","volume-title":"March","author":"Intel Corporation","year":"2008","unstructured":"Intel Corporation . Intel Corporation's Multicore Architecture Briefing , March 2008 . http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080317fact.htm. Intel Corporation. Intel Corporation's Multicore Architecture Briefing, March 2008. http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080317fact.htm."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/ISPASS.2007.363751"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/1229428.1229477"},{"key":"e_1_3_2_1_17_1","volume-title":"NVIDIA CUDA Compute Unified Device Architecture Version 2.0","author":"IDIA","year":"2008","unstructured":"NV IDIA corporation. NVIDIA CUDA Compute Unified Device Architecture Version 2.0 , 2008 . NVIDIA corporation. NVIDIA CUDA Compute Unified Device Architecture Version 2.0, 2008."},{"key":"e_1_3_2_1_18_1","volume-title":"NVIDIA Tesla GPU Computing Technical Brief","author":"IDIA","year":"2008","unstructured":"NV IDIA corporation. NVIDIA Tesla GPU Computing Technical Brief , 2008 . NVIDIA corporation. NVIDIA Tesla GPU Computing Technical Brief, 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1007\/s10766-008-0073-6"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1007\/s10766-008-0073-6"},{"key":"e_1_3_2_1_21_1","volume-title":"May","author":"Architecture Review Board MP","year":"2008","unstructured":"Open MP Architecture Review Board . OpenMP Application Program Interface. Version 3.0 , May 2008 . OpenMP Architecture Review Board. OpenMP Application Program Interface. Version 3.0, May 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1147\/rd.515.0593"},{"unstructured":"RapidMind. RapidMind Multi-core Development Platform. http:\/\/www.rapidmind.com\/pdfs\/RapidmindDatasheet.pdf.  RapidMind. RapidMind Multi-core Development Platform. http:\/\/www.rapidmind.com\/pdfs\/RapidmindDatasheet.pdf.","key":"e_1_3_2_1_23_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/1327171.1327172"},{"key":"e_1_3_2_1_25_1","volume-title":"Proposal for an scalable programming model and run-time system. SARC Project Deliverable (6.1)","author":"SARC-Consortium","year":"2007","unstructured":"SARC-Consortium . Proposal for an scalable programming model and run-time system. SARC Project Deliverable (6.1) , 2007 . Available on request. SARC-Consortium. Proposal for an scalable programming model and run-time system. SARC Project Deliverable (6.1), 2007. Available on request."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/1360612.1360617"},{"unstructured":"Stanford University. Brook Language. http:\/\/merrimac.stanford.edu\/brook\/.  Stanford University. Brook Language. http:\/\/merrimac.stanford.edu\/brook\/.","key":"e_1_3_2_1_27_1"},{"unstructured":"Stanford University. BrookGPU. http:\/\/graphics.stanford.edu\/projects\/brookgpu\/.  Stanford University. BrookGPU. http:\/\/graphics.stanford.edu\/projects\/brookgpu\/.","key":"e_1_3_2_1_28_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1007\/978-3-540-89740-8_2"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1007\/978-3-540-89740-8_1"},{"key":"e_1_3_2_1_31_1","volume-title":"PowerPC Architecture Book V. 2.02","author":"Weltzer J.","year":"2005","unstructured":"J. Weltzer , E. Silha , C. May , B. Frey , J. Furukawa , and G. Frazier . PowerPC Architecture Book V. 2.02 . IBM Corporation , 2005 . J. Weltzer, E. Silha, C. May, B. Frey, J. Furukawa, and G. Frazier. PowerPC Architecture Book V. 2.02. IBM Corporation, 2005."}],"event":{"acronym":"MEDEA '09","name":"MEDEA '09: The 2009 workshop on MEmory performance: DEaling with Applications, systems and architectures","location":"Raleigh North Carolina USA"},"container-title":["Proceedings of the 10th workshop on MEmory performance: DEaling with Applications, systems and architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1621960.1621963","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1621960.1621963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:03Z","timestamp":1750255083000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1621960.1621963"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9,13]]},"references-count":31,"alternative-id":["10.1145\/1621960.1621963","10.1145\/1621960"],"URL":"https:\/\/doi.org\/10.1145\/1621960.1621963","relation":{},"subject":[],"published":{"date-parts":[[2009,9,13]]},"assertion":[{"value":"2009-09-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}