{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:08Z","timestamp":1750307588840,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,12]],"date-time":"2009-10-12T00:00:00Z","timestamp":1255305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,12]]},"DOI":"10.1145\/1629335.1629371","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"265-274","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Implementing time-predictable load and store operations"],"prefix":"10.1145","author":[{"given":"Jack","family":"Whitham","sequence":"first","affiliation":[{"name":"University of York, York, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Neil","family":"Audsley","sequence":"additional","affiliation":[{"name":"University of York, York, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM. Platform Baseboard for ARM11 MPCore. http:\/\/www.arm.com\/products\/DevTools\/PB11MPCore.html.  ARM. Platform Baseboard for ARM11 MPCore. http:\/\/www.arm.com\/products\/DevTools\/PB11MPCore.html."},{"key":"e_1_3_2_1_3_1","volume-title":"Real-Time Systems and Programming Languages","author":"Burns A.","year":"2001","unstructured":"A. Burns and A. J. Wellings . Real-Time Systems and Programming Languages . Addison Wesley , 2001 . A. Burns and A. J. Wellings. Real-Time Systems and Programming Languages. Addison Wesley, 2001."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93585"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/356571.356573"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.37"},{"key":"e_1_3_2_1_7_1","first-page":"1298","article-title":"Deriving annotations for tight calculation of execution time","volume":"1300","author":"Ermedahl A.","year":"1997","unstructured":"A. Ermedahl and J. Gustafsson . Deriving annotations for tight calculation of execution time . LNCS , 1300 : 1298 -- 1307 , 1997 . A. Ermedahl and J. Gustafsson. Deriving annotations for tight calculation of execution time. LNCS, 1300:1298--1307, 1997.","journal-title":"LNCS"},{"key":"e_1_3_2_1_8_1","volume-title":"ARM System-on-Chip Architecture","author":"Furber S.","year":"2000","unstructured":"S. Furber . ARM System-on-Chip Architecture . Addison-Wesley Longman Publishing Co., Inc. , Boston, MA, USA , 2000 . S. Furber. ARM System-on-Chip Architecture. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 2000."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018792002672"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.814618"},{"key":"e_1_3_2_1_11_1","volume-title":"Computer Architecture","author":"Hennessy J. L.","year":"2006","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture , Fourth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2006 . J. L. Hennessy and D. A. Patterson. Computer Architecture, Fourth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2006."},{"key":"e_1_3_2_1_12_1","unstructured":"Independent JPEG Group. http:\/\/www.ijg.org\/.  Independent JPEG Group. http:\/\/www.ijg.org\/."},{"key":"e_1_3_2_1_13_1","first-page":"13","volume-title":"Proc. AADEBUG","author":"Jones R. W. M.","year":"1997","unstructured":"R. W. M. Jones and P. H. J. Kelly . Backwards-compatible bounds checking for arrays and pointers . In Proc. AADEBUG , pages 13 -- 26 , 1997 . R. W. M. Jones and P. H. J. Kelly. Backwards-compatible bounds checking for arrays and pointers. In Proc. AADEBUG, pages 13--26, 1997."},{"key":"e_1_3_2_1_14_1","first-page":"61","volume-title":"Proc. WCET","author":"Kirner R.","year":"2003","unstructured":"R. Kirner and P. Puschner . Discussion of Misconceptions about WCET . In Proc. WCET , pages 61 -- 64 , 2003 . R. Kirner and P. Puschner. Discussion of Misconceptions about WCET. In Proc. WCET, pages 61--64, 2003."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.27"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450117"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/519167.828786"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/827271.829103"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.12"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008145215849"},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. WCET","author":"Puaut I.","year":"2002","unstructured":"I. Puaut . Cache analysis vs static cache locking for schedulability analysis in multitasking real-time systems . In Proc. WCET , Vienna, Austria , June 2002 . I. Puaut. Cache analysis vs static cache locking for schedulability analysis in multitasking real-time systems. In Proc. WCET, Vienna, Austria, June 2002."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266692"},{"key":"e_1_3_2_1_24_1","volume-title":"Proc. WCET","author":"Puschner P.","year":"2002","unstructured":"P. Puschner . Is worst-case execution-time analysis a non-problem? -- towards new software and hardware architectures . In Proc. WCET , 2002 . P. Puschner. Is worst-case execution-time analysis a non-problem? -- towards new software and hardware architectures. In Proc. WCET, 2002."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008119029962"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007905003094"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/STFSSD.2009.10"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/758480"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289960"},{"key":"e_1_3_2_1_30_1","unstructured":"Simtec. EB110ATX (codename CATS). http:\/\/www.simtec.co.uk\/products\/EB110ATX\/.  Simtec. EB110ATX (codename CATS). http:\/\/www.simtec.co.uk\/products\/EB110ATX\/."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581247"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1324969.1324973"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996859"},{"key":"e_1_3_2_1_36_1","unstructured":"J. Whitham. Virtual Lab - Board Server Hardware. http:\/\/www.jwhitham.org.uk\/c\/vlab\/fx12hw.html.  J. Whitham. Virtual Lab - Board Server Hardware. http:\/\/www.jwhitham.org.uk\/c\/vlab\/fx12hw.html."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.9"},{"volume-title":"Microblaze processor reference guide. Manual UG081","year":"2005","key":"e_1_3_2_1_39_1","unstructured":"Xilinx. Microblaze processor reference guide. Manual UG081 , Xilinx Corporation , 2005 . Xilinx. Microblaze processor reference guide. Manual UG081, Xilinx Corporation, 2005."},{"volume-title":"ML505 User Guide. Manual UG347","year":"2008","key":"e_1_3_2_1_40_1","unstructured":"Xilinx. ML505 User Guide. Manual UG347 , 2008 . Xilinx. ML505 User Guide. Manual UG347, 2008."}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the seventh ACM international conference on Embedded software"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629335.1629371","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629335.1629371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:26Z","timestamp":1750250486000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629335.1629371"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10,12]]},"references-count":37,"alternative-id":["10.1145\/1629335.1629371","10.1145\/1629335"],"URL":"https:\/\/doi.org\/10.1145\/1629335.1629371","relation":{},"subject":[],"published":{"date-parts":[[2009,10,12]]},"assertion":[{"value":"2009-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}