{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:08Z","timestamp":1750307588060,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,11]],"date-time":"2009-10-11T00:00:00Z","timestamp":1255219200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,11]]},"DOI":"10.1145\/1629395.1629416","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"137-146","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks"],"prefix":"10.1145","author":[{"given":"Jinho","family":"Seol","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}]},{"given":"Hyotaek","family":"Shim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}]},{"given":"Jaegeuk","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}]},{"given":"Seungryoul","family":"Maeng","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2009,10,11]]},"reference":[{"volume-title":"Samsung Electronics","year":"2006","key":"e_1_3_2_1_1_1","unstructured":"2Gx8 bit NAND flash memory (K9GAG08U0M) . Samsung Electronics , 2006 . 2Gx8 bit NAND flash memory (K9GAG08U0M). Samsung Electronics, 2006."},{"volume-title":"Samsung Electronics","year":"2006","key":"e_1_3_2_1_2_1","unstructured":"2Gx8 bit NAND flash memory (K9WAG08U1A) . Samsung Electronics , 2006 . 2Gx8 bit NAND flash memory (K9WAG08U1A). Samsung Electronics, 2006."},{"key":"e_1_3_2_1_3_1","volume-title":"http:\/\/www.systemc.org\/home","author":"C.","year":"2007","unstructured":"System C. http:\/\/www.systemc.org\/home , 2007 . SystemC. http:\/\/www.systemc.org\/home, 2007."},{"key":"e_1_3_2_1_4_1","first-page":"57","volume-title":"Proceedings of USENIX Annual Technical Conference","author":"Agrawal N.","year":"2008","unstructured":"N. Agrawal , V. Prabhakaran , T. Wobber , J. D. Davis , M. Manasse , and R. Panigrahy . Design tradeoffs for SSD performance . In Proceedings of USENIX Annual Technical Conference , pages 57 -- 70 , 2008 . N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In Proceedings of USENIX Annual Technical Conference, pages 57--70, 2008."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1243418.1243429"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2007.358900"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944651"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508270"},{"key":"e_1_3_2_1_9_1","first-page":"187","volume-title":"Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Chang L.","year":"2002","unstructured":"L. Chang and T. Kuo . An adaptive striping architecture for flash memory storage systems of embedded systems . In Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) , pages 187 -- 196 , 2002 . L. Chang and T. Kuo. An adaptive striping architecture for flash memory storage systems of embedded systems. In Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 187--196, 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/176979.176981"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2006.1649669"},{"key":"e_1_3_2_1_12_1","first-page":"439","volume-title":"Proceedings of the 20th International Conference on Very Large Data Bases","author":"Johnson T.","year":"1994","unstructured":"T. Johnson and D. Shasha . 2Q: a low overhead high performance buffer management replacement algorithm . In Proceedings of the 20th International Conference on Very Large Data Bases , pages 439 -- 450 . Morgan Kaufmann Publishers Inc. , 1994 . T. Johnson and D. Shasha. 2Q: a low overhead high performance buffer management replacement algorithm. In Proceedings of the 20th International Conference on Very Large Data Bases, pages 439--450. Morgan Kaufmann Publishers Inc., 1994."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.01.010"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"Proceedings of the 6th USENIX Conference on File and StorageTechnologies","author":"Kim H.","year":"2008","unstructured":"H. Kim and S. Ahn . BPLRU: a buffer management scheme for improving random writes in flash storage . In Proceedings of the 6th USENIX Conference on File and StorageTechnologies , pages 1 -- 14 , 2008 . H. Kim and S. Ahn. BPLRU: a buffer management scheme for improving random writes in flash storage. In Proceedings of the 6th USENIX Conference on File and StorageTechnologies, pages 1--14, 2008."},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 17th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (IEEE MASCOTS '09)","author":"Kim J.","year":"2009","unstructured":"J. Kim , D. Jung , J. Kim , and R. Huh . A methodology for extracting performance parameters in solid state disks (SSDs) . In Proceedings of the 17th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (IEEE MASCOTS '09) , London, United Kingdom , 2009 . J. Kim, D. Jung, J. Kim, and R. Huh. A methodology for extracting performance parameters in solid state disks (SSDs). In Proceedings of the 17th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (IEEE MASCOTS '09), London, United Kingdom, 2009."},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the International Workshop on Software Support for Portable Storage (IWSSPS)","author":"Kim J. H.","year":"2008","unstructured":"J. H. Kim , S. H. Jung , and S. Y. Ho . Cost and performance analysis of NAND mapping algorithms in shared-bus multi-chip configuration . In Proceedings of the International Workshop on Software Support for Portable Storage (IWSSPS) , 2008 . J. H. Kim, S. H. Jung, and S. Y. Ho. Cost and performance analysis of NAND mapping algorithms in shared-bus multi-chip configuration. In Proceedings of the International Workshop on Software Support for Portable Storage (IWSSPS), 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118383"},{"key":"e_1_3_2_1_18_1","first-page":"27","volume-title":"Proceedings of the International Workshop on Software Support for Portable Storage (IWSSPS)","author":"Lee S.","year":"2008","unstructured":"S. Lee , D. Shin , and J. Kim . Buffer-Aware garbage collection for NAND flash Memory-Based storage systems . In Proceedings of the International Workshop on Software Support for Portable Storage (IWSSPS) , pages 27 -- 32 , 2008 . S. Lee, D. Shin, and J. Kim. Buffer-Aware garbage collection for NAND flash Memory-Based storage systems. In Proceedings of the International Workshop on Software Support for Portable Storage (IWSSPS), pages 27--32, 2008."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"D. R. Llanos. TPCC-UVa benchmark. http:\/\/www.infor.uva.es\/~diego\/tpcc-uva.html 2006.  D. R. Llanos. TPCC-UVa benchmark. http:\/\/www.infor.uva.es\/~diego\/tpcc-uva.html 2006.","DOI":"10.1145\/1228268.1228270"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/1090694.1090708"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MMCS.1996.534971"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542324"}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629395.1629416","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629395.1629416","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:26Z","timestamp":1750250486000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629395.1629416"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10,11]]},"references-count":22,"alternative-id":["10.1145\/1629395.1629416","10.1145\/1629395"],"URL":"https:\/\/doi.org\/10.1145\/1629395.1629416","relation":{},"subject":[],"published":{"date-parts":[[2009,10,11]]},"assertion":[{"value":"2009-10-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}