{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:08Z","timestamp":1750307588626,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,11]],"date-time":"2009-10-11T00:00:00Z","timestamp":1255219200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,11]]},"DOI":"10.1145\/1629395.1629431","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"251-260","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["A fault tolerant cache architecture for sub 500mV operation"],"prefix":"10.1145","author":[{"given":"Avesta","family":"Sasan","sequence":"first","affiliation":[{"name":"University of California Irvine, Irvine, USA"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"university of California Irvine, Irvine, USA"}]},{"given":"Ahmed","family":"Eltawil","sequence":"additional","affiliation":[{"name":"University of California Irvine, Irvine, USA"}]},{"given":"Fadi","family":"Kurdahi","sequence":"additional","affiliation":[{"name":"University of California Irvine, Irvine, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,10,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907234"},{"issue":"9","key":"e_1_3_2_1_2_1","article-title":"Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture","volume":"40","author":"Argawal A.","year":"2005","journal-title":"Solid State Circuits, Transaction on"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"e_1_3_2_1_8_1","article-title":"Modeling of failure probability and statistical design of SRAM array for yield enhancement in nano-scaled CMOS","author":"Mahmoodi","year":"2003","journal-title":"IEEE Trans CAD"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"e_1_3_2_1_11_1","first-page":"22","volume-title":"2nd IEEE ICISS","author":"Horiguchi","year":"1997"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.28"},{"key":"e_1_3_2_1_13_1","first-page":"488","volume-title":"ICCD 2007. 25th International Conference on, vol., no.","author":"Makhzan A.","year":"2007"},{"key":"e_1_3_2_1_14_1","unstructured":"H. Mahmoodi at al. \"Modeling of failure probability and statistical design of sram array for yield enhancement in nano-scaled CMOS \" IEEE TCAD 2003.  H. Mahmoodi at al. \"Modeling of failure probability and statistical design of sram array for yield enhancement in nano-scaled CMOS \" IEEE TCAD 2003."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"A. Bhavnagarwala et. Al. \"The impact of intrinsic device fluctuations on CMOS SRAM cell stability \" JSSC April 2001.  A. Bhavnagarwala et. Al. \"The impact of intrinsic device fluctuations on CMOS SRAM cell stability \" JSSC April 2001.","DOI":"10.1109\/4.913744"},{"key":"e_1_3_2_1_16_1","unstructured":"http:\/\/www.eas.asu.edu\/~ptm\/  http:\/\/www.eas.asu.edu\/~ptm\/"},{"key":"e_1_3_2_1_17_1","unstructured":"http:\/\/www.simplescalar.com\/  http:\/\/www.simplescalar.com\/"},{"key":"e_1_3_2_1_18_1","unstructured":"http:\/\/www.design-reuse.com\/news\/13813\/tsmc-continues-reference-flow-7-0.html  http:\/\/www.design-reuse.com\/news\/13813\/tsmc-continues-reference-flow-7-0.html"}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629395.1629431","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629395.1629431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:27Z","timestamp":1750250487000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629395.1629431"}},"subtitle":["resizable data composer cache (RDC-cache)"],"short-title":[],"issued":{"date-parts":[[2009,10,11]]},"references-count":18,"alternative-id":["10.1145\/1629395.1629431","10.1145\/1629395"],"URL":"https:\/\/doi.org\/10.1145\/1629395.1629431","relation":{},"subject":[],"published":{"date-parts":[[2009,10,11]]},"assertion":[{"value":"2009-10-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}