{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:08Z","timestamp":1750307588621,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,11]],"date-time":"2009-10-11T00:00:00Z","timestamp":1255219200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,11]]},"DOI":"10.1145\/1629435.1629438","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"11-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["A high-level virtual platform for early MPSoC software development"],"prefix":"10.1145","author":[{"given":"Jianjiang","family":"Ceng","sequence":"first","affiliation":[{"name":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany"}]},{"given":"Weihua","family":"Sheng","sequence":"additional","affiliation":[{"name":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany"}]},{"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[{"name":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany"}]},{"given":"Anastasia","family":"Stulova","sequence":"additional","affiliation":[{"name":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany"}]},{"given":"Gerd","family":"Ascheid","sequence":"additional","affiliation":[{"name":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany"}]},{"given":"Heinrich","family":"Meyr","sequence":"additional","affiliation":[{"name":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany"}]}],"member":"320","published-online":{"date-parts":[[2009,10,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297683"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403494"},{"key":"e_1_3_2_1_3_1","unstructured":"CoWare. Processor Designer. http:\/\/www.coware.com\/products.  CoWare. Processor Designer. http:\/\/www.coware.com\/products."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266391"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016742"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72685-2_27"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4515-6","volume-title":"SpecC: Specification Language and Methodology","author":"Gajski D. D.","year":"2000","unstructured":"D. D. Gajski , J. Zhu , R. Domer , A. Gerstlauer , and S. Zhao . SpecC: Specification Language and Methodology . Springer-Verlag New York, Inc. , 2000 . D. D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Springer-Verlag New York, Inc., 2000."},{"key":"e_1_3_2_1_8_1","volume-title":"Tools. EETimes Europe","author":"Ganssle J.","year":"2009","unstructured":"J. Ganssle . 500 Embedded Engineers Have Their Say About Jobs , Tools. EETimes Europe , January 2009 . http:\/\/www.eetimes.eu\/design\/213000236;. J. Ganssle. 500 Embedded Engineers Have Their Say About Jobs, Tools. EETimes Europe, January 2009. http:\/\/www.eetimes.eu\/design\/213000236;."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403540"},{"key":"e_1_3_2_1_10_1","volume-title":"RTOS Modeling for System Level Design. In DATE '03","author":"Gerstlauer A.","year":"2003","unstructured":"A. Gerstlauer , H. Yu , and D. D. Gajski . RTOS Modeling for System Level Design. In DATE '03 , 2003 . A. Gerstlauer, H. Yu, and D. D. Gajski. RTOS Modeling for System Level Design. In DATE '03, 2003."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391616"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.21"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131607"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450168"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367048"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"issue":"4","key":"e_1_3_2_1_17_1","first-page":"285","volume":"11","author":"Mahadevan S.","year":"2007","unstructured":"S. Mahadevan , K. Virk , and J. Madsen . ARTS: A SystemC-Based Framework for Multiprocessor Systems-on-Chip Modelling. Design Automation for Embedded Systems , 11 ( 4 ): 285 -- 311 , December 2007 . S. Mahadevan, K. Virk, and J. Madsen. ARTS: A SystemC-Based Framework for Multiprocessor Systems-on-Chip Modelling. Design Automation for Embedded Systems, 11(4):285--311, December 2007.","journal-title":"ARTS: A SystemC-Based Framework for Multiprocessor Systems-on-Chip Modelling. Design Automation for Embedded Systems"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146980"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403442"},{"key":"e_1_3_2_1_20_1","unstructured":"OSCI. Open SystemC Initiative. http:\/\/www.systemc.org.  OSCI. Open SystemC Initiative. http:\/\/www.systemc.org."},{"key":"e_1_3_2_1_21_1","unstructured":"OSCI. TLM-2.0 User Manual. http:\/\/www.systemc.org\/downloads\/standards.  OSCI. TLM-2.0 User Manual. http:\/\/www.systemc.org\/downloads\/standards."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1376804.1376807"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118418"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289823"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278488"},{"key":"e_1_3_2_1_26_1","unstructured":"Virtio. Virtual Platforms. http:\/\/www.virtio.com.  Virtio. Virtual Platforms. http:\/\/www.virtio.com."}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the 7th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629438","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629435.1629438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:27Z","timestamp":1750250487000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629438"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10,11]]},"references-count":26,"alternative-id":["10.1145\/1629435.1629438","10.1145\/1629435"],"URL":"https:\/\/doi.org\/10.1145\/1629435.1629438","relation":{},"subject":[],"published":{"date-parts":[[2009,10,11]]},"assertion":[{"value":"2009-10-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}