{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:08Z","timestamp":1750307588517,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,11]],"date-time":"2009-10-11T00:00:00Z","timestamp":1255219200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,11]]},"DOI":"10.1145\/1629435.1629443","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"51-60","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Dynamically utilizing computation accelerators for extensible processors in a software approach"],"prefix":"10.1145","author":[{"given":"Ya-shuai","family":"L\u00fc","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Li","family":"Shen","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Zhi-ying","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Nong","family":"Xiao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]}],"member":"320","published-online":{"date-parts":[[2009,10,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Virtual Machines","author":"Smith J. E.","year":"2005","unstructured":"J. E. Smith and R. Nair . Virtual Machines . Morgan Kaufmann Publishers , 2005 . J. E. Smith and R. Nair. Virtual Machines. Morgan Kaufmann Publishers, 2005."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.7"},{"key":"e_1_3_2_1_3_1","volume-title":"USENIX Security","author":"Kiriansky V.","year":"2002","unstructured":"V. Kiriansky , D. Bruening and S. Amarasinghe . Secure execution via program shepherding . USENIX Security , 2002 . V. Kiriansky, D. Bruening and S. Amarasinghe. Secure execution via program shepherding. USENIX Security, 2002."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/784592.784801"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168894"},{"key":"e_1_3_2_1_6_1","volume-title":"DELI: A new run--time control point. Int'l.Symp. on Microarchitecture","author":"Desoli G.","year":"2002","unstructured":"G. Desoli , N. Mateev , E. Duesterwald , P. Faraboschi , and J. A. Fisher . DELI: A new run--time control point. Int'l.Symp. on Microarchitecture , 2002 . G. Desoli, N. Mateev, E. Duesterwald, P. Faraboschi, and J. A. Fisher. DELI: A new run--time control point. Int'l.Symp. on Microarchitecture, 2002."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969151"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064979.1064994"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289898"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775897"},{"key":"e_1_3_2_1_11_1","first-page":"108","volume-title":"Proc. IEEE International Conference on Application-Specific Systems, Architectures and Processors","author":"Peymandoust A.","year":"2003","unstructured":"A. Peymandoust , L. Pozzi , P. Ienne , G. De Micheli. Automatic Instruction Set Extension and Utilization for Embedded Processors . Proc. IEEE International Conference on Application-Specific Systems, Architectures and Processors , Hague, Netherlands , June 2003 , pp. 108 -- 118 A. Peymandoust, L. Pozzi, P. Ienne, G. De Micheli. Automatic Instruction Set Extension and Utilization for Embedded Processors. Proc. IEEE International Conference on Application-Specific Systems, Architectures and Processors, Hague, Netherlands, June 2003, pp. 108--118"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956538"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996764"},{"key":"e_1_3_2_1_14_1","first-page":"802","author":"Cheung N.","year":"2003","unstructured":"N. Cheung , J. Henkel , S. Parameswaran . Rapid Configuration and Instruction Selection for an ASIP: A Case Study. DATE 2003 , pp. 802 -- 807 N. Cheung, J. Henkel, S. Parameswaran. Rapid Configuration and Instruction Selection for an ASIP: A Case Study. DATE 2003, pp. 802--807","journal-title":"ASIP: A Case Study. DATE"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086300"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289906"},{"key":"e_1_3_2_1_19_1","unstructured":"Stretch Inc. Stretch S5530 software configurable processor.  Stretch Inc. Stretch S5530 software configurable processor."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278678"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403558"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391486"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.16"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084896"},{"key":"e_1_3_2_1_26_1","first-page":"213","volume-title":"Proc. of the 12th International Symposium on High-Performance Computer Architecture","author":"Hu S.","year":"2006","unstructured":"S. Hu , I. Kim , M. H. Lipasti , and J. E. Smith . An approach for implementing efficient superscalar CISC processors . In Proc. of the 12th International Symposium on High-Performance Computer Architecture , pages 213 -- 226 , 2006 . S. Hu, I. Kim, M. H. Lipasti, and J. E. Smith. An approach for implementing efficient superscalar CISC processors. In Proc. of the 12th International Symposium on High-Performance Computer Architecture, pages 213--226, 2006."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176779"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391519"},{"key":"e_1_3_2_1_29_1","unstructured":"http:\/\/www.soe.ucsc.edu\/pipermail\/sesc\/  http:\/\/www.soe.ucsc.edu\/pipermail\/sesc\/"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/MICRO.1997.645830","volume-title":"Proc. International Symposium on Microarchitecture, Research Triangle Park","author":"Lee Chunho","year":"1997","unstructured":"Chunho Lee , Miodrag Potkonjak and William H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems . Proc. International Symposium on Microarchitecture, Research Triangle Park , North Carolina, USA , Dec. 1997 , pp 330 -- 335 Chunho Lee, Miodrag Potkonjak and William H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems. Proc. International Symposium on Microarchitecture, Research Triangle Park, North Carolina, USA, Dec. 1997, pp 330--335"}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the 7th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629443","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629435.1629443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:27Z","timestamp":1750250487000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629443"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10,11]]},"references-count":32,"alternative-id":["10.1145\/1629435.1629443","10.1145\/1629435"],"URL":"https:\/\/doi.org\/10.1145\/1629435.1629443","relation":{},"subject":[],"published":{"date-parts":[[2009,10,11]]},"assertion":[{"value":"2009-10-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}