{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:08Z","timestamp":1750307588657,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,11]],"date-time":"2009-10-11T00:00:00Z","timestamp":1255219200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,11]]},"DOI":"10.1145\/1629435.1629455","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"137-146","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["LOP"],"prefix":"10.1145","author":[{"given":"Xin","family":"He","sequence":"first","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Jorgen","family":"Peddersen","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]}],"member":"320","published-online":{"date-parts":[[2009,10,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Analog bits technologies 2008. Available at: http:\/\/www.analogbits.com\/.  Analog bits technologies 2008. Available at: http:\/\/www.analogbits.com\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Classbench tools 2008. Available at: http:\/\/www.arl.wustl.edu\/det3\/ClassBench\/.  Classbench tools 2008. Available at: http:\/\/www.arl.wustl.edu\/det3\/ClassBench\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Modelsim -- a comprehensive simulation and debug environment for complex asic and fpga designs 2008. Avalibale at: http:\/\/www.model.com\/.  Modelsim -- a comprehensive simulation and debug environment for complex asic and fpga designs 2008. Avalibale at: http:\/\/www.model.com\/."},{"key":"e_1_3_2_1_4_1","unstructured":"Sibercore technologies 2008. Available at: http:\/\/www.sibercore.com\/.  Sibercore technologies 2008. Available at: http:\/\/www.sibercore.com\/."},{"key":"e_1_3_2_1_5_1","unstructured":"Synopsys 2008. Available at: http:\/\/www.synopsys.com\/home.aspx\/.  Synopsys 2008. Available at: http:\/\/www.synopsys.com\/home.aspx\/."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2004.1359039"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70838"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/316188.316217"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.820051"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/65.912717"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956574"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2005.1498328"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477967"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080091.1080115"},{"key":"e_1_3_2_1_15_1","volume-title":"ISCAS","author":"Lin M.","year":"2008","unstructured":"M. Lin , J. Luo , and Y. Ma . A low--power monolithically stacked 3d-tcam . In ISCAS , 2008 . M. Lin, J. Luo, and Y. Ma. A low--power monolithically stacked 3d-tcam. In ISCAS, 2008."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/822073.822368"},{"key":"e_1_3_2_1_17_1","volume-title":"Low-Power High-Performance Ternary Content Addressable Memory Circuits. PhD in electrical and computer engineering, Electrical and Computer Engineering","author":"Mohan N.","year":"2006","unstructured":"N. Mohan . Low-Power High-Performance Ternary Content Addressable Memory Circuits. PhD in electrical and computer engineering, Electrical and Computer Engineering , University of Waterloo , Canada , 2006 . N. Mohan. Low-Power High-Performance Ternary Content Addressable Memory Circuits. PhD in electrical and computer engineering, Electrical and Computer Engineering, University of Waterloo, Canada, 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2006.8"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249423"},{"key":"e_1_3_2_1_20_1","first-page":"1519","article-title":"A low-power content-addressable memory (cam) using pipelind hierarchical search scheme","author":"Pagiamtzis K.","year":"2004","unstructured":"K. Pagiamtzis and A. Sheikholeslami . A low-power content-addressable memory (cam) using pipelind hierarchical search scheme . IEEE Journal of Solid-State Circuits, pages 1512-- 1519 , 2004 . K. Pagiamtzis and A. Sheikholeslami. A low-power content-addressable memory (cam) using pipelind hierarchical search scheme. IEEE Journal of Solid-State Circuits, pages 1512-- 1519, 2004.","journal-title":"IEEE Journal of Solid-State Circuits, pages 1512--"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/863955.863980"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046223"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2006.342"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/951950.952225"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/316188.316216"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108958"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2005.1498483"},{"key":"e_1_3_2_1_28_1","article-title":"A low-power cam using pulsed nand-nor match-line and charge-recycling search-line driver","author":"Yang B.-D.","year":"2005","unstructured":"B.-D. Yang and L.-S. Kim . A low-power cam using pulsed nand-nor match-line and charge-recycling search-line driver . IEEE Journal of Solid-State Circuits, pages 1736--1744 , 2005 . B.-D. Yang and L.-S. Kim. A low-power cam using pulsed nand-nor match-line and charge-recycling search-line driver. IEEE Journal of Solid-State Circuits, pages 1736--1744, 2005.","journal-title":"IEEE Journal of Solid-State Circuits, pages 1736--1744"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2006.877134"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2003.1208657"}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the 7th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629455","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629435.1629455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:27Z","timestamp":1750250487000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629455"}},"subtitle":["a novel SRAM-based architecture for low power and high throughput packet classification"],"short-title":[],"issued":{"date-parts":[[2009,10,11]]},"references-count":30,"alternative-id":["10.1145\/1629435.1629455","10.1145\/1629435"],"URL":"https:\/\/doi.org\/10.1145\/1629435.1629455","relation":{},"subject":[],"published":{"date-parts":[[2009,10,11]]},"assertion":[{"value":"2009-10-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}