{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:17Z","timestamp":1750307537281,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,11]],"date-time":"2009-10-11T00:00:00Z","timestamp":1255219200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,11]]},"DOI":"10.1145\/1629435.1629467","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"221-228","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["A variation-tolerant scheduler for better than worst-case behavioral synthesis"],"prefix":"10.1145","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Albert","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,10,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera DE2 Board http:\/\/www.altera.com\/education \/univ\/materials \/boards\/unv-de2-board.html#boardinfo.  Altera DE2 Board http:\/\/www.altera.com\/education \/univ\/materials \/boards\/unv-de2-board.html#boardinfo."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147018"},{"key":"e_1_3_2_1_3_1","volume-title":"A Platform-Based Behavioral Synthesis System,\" SRC TechCon","author":"Chen D.","year":"2005","unstructured":"D. Chen , J. Cong , Y. Fan , G. Han , W. Jiang , Z. Zhang , \"xPilot : A Platform-Based Behavioral Synthesis System,\" SRC TechCon , 2005 . D. Chen, J. Cong, Y. Fan, G. Han, W. Jiang, Z. Zhang, \"xPilot: A Platform-Based Behavioral Synthesis System,\" SRC TechCon, 2005."},{"key":"e_1_3_2_1_4_1","first-page":"424","volume-title":"Proc. Int. Conf. Computer-Aided Design","author":"Jung J.","year":"2007","unstructured":"J. Jung , T. Kim , \"Timing Variation-Aware High-Level Synthesis\" , Proc. Int. Conf. Computer-Aided Design , 2007 , pp. 424 -- 428 . J. Jung, T. Kim, \"Timing Variation-Aware High-Level Synthesis\", Proc. Int. Conf. Computer-Aided Design, 2007, pp. 424--428."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403630"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233561"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344681"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2008.02.005"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956571"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. Intl. Conf. Computer-Aided Verification","author":"Carloni L.","year":"1999","unstructured":"L. Carloni , K. McMillan , A. Sangiovanni-Vincentelli , \"Latency Insensitive Protocols,\" Proc. Intl. Conf. Computer-Aided Verification , July , 1999 . L. Carloni, K. McMillan, A. Sangiovanni-Vincentelli, \"Latency Insensitive Protocols,\" Proc. Intl. Conf. Computer-Aided Verification, July, 1999."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.16"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.15"},{"key":"e_1_3_2_1_14_1","first-page":"27","volume-title":"Int. SOC Conference","author":"Chen Y.","year":"2008","unstructured":"Y. Chen , J. Ouyang , Y. Xie , \"ILP-based scheme for timing variation-aware scheduling and resource binding,\" Proc . Int. SOC Conference , 2008 , pp. 27 -- 30 . Y. Chen, J. Ouyang, Y. Xie, \"ILP-based scheme for timing variation-aware scheduling and resource binding,\" Proc. Int. SOC Conference, 2008, pp.27--30."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. Design, Automation and Test in Europe","author":"Singh M.","year":"2004","unstructured":"M. Singh , M. Theobald , \"Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures,\" Proc. Design, Automation and Test in Europe , 2004 . M. Singh, M. Theobald, \"Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures,\" Proc. Design, Automation and Test in Europe, 2004."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120878"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00464358"},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. Int. Conf. Computer Design","author":"Dean M.E.","year":"1991","unstructured":"M.E. Dean , D.L. Dill , M. Horowitz , \"Self-Timed Logic Using Current-Sensing Completion Detection\" , Proc. Int. Conf. Computer Design , 1991 . M.E. Dean, D.L. Dill, M. Horowitz, \"Self-Timed Logic Using Current-Sensing Completion Detection\", Proc. Int. Conf. Computer Design, 1991."},{"key":"e_1_3_2_1_20_1","first-page":"210","volume-title":"Int. Symp. Advanced Research in Asynchronous Circuits and Systems","author":"Nowick S.M.","year":"1997","unstructured":"S.M. Nowick , K.Y. Yun , A.E. Dooply , P.A. Beerel , \"Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders,\" Proc . Int. Symp. Advanced Research in Asynchronous Circuits and Systems , 1997 , pp. 210 -- 223 . S.M. Nowick, K.Y. Yun, A.E. Dooply, P.A. Beerel, \"Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders,\" Proc. Int. Symp. Advanced Research in Asynchronous Circuits and Systems, 1997, pp. 210--223."}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the 7th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629467","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629435.1629467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:19Z","timestamp":1750249399000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629467"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10,11]]},"references-count":20,"alternative-id":["10.1145\/1629435.1629467","10.1145\/1629435"],"URL":"https:\/\/doi.org\/10.1145\/1629435.1629467","relation":{},"subject":[],"published":{"date-parts":[[2009,10,11]]},"assertion":[{"value":"2009-10-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}