{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:17Z","timestamp":1750307537132,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,11]],"date-time":"2009-10-11T00:00:00Z","timestamp":1255219200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,11]]},"DOI":"10.1145\/1629435.1629469","type":"proceedings-article","created":{"date-parts":[[2009,10,13]],"date-time":"2009-10-13T15:11:11Z","timestamp":1255446671000},"page":"239-248","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["ESL power analysis of embedded processors for temperature and reliability estimations"],"prefix":"10.1145","author":[{"given":"Bj\u00f6rn","family":"Sander","sequence":"first","affiliation":[{"name":"FZI Forschungszentrum Informatik, Karlsruhe, Germany"}]},{"given":"J\u00fcrgen","family":"Schnerr","sequence":"additional","affiliation":[{"name":"FZI Forschungszentrum Informatik, Karlsruhe, Germany"}]},{"given":"Oliver","family":"Bringmann","sequence":"additional","affiliation":[{"name":"FZI Forschungszentrum Informatik, Karlsruhe, Germany"}]}],"member":"320","published-online":{"date-parts":[[2009,10,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Graphviz -- Graph Visualization Software. http:\/\/www.graphviz.org.  Graphviz -- Graph Visualization Software. http:\/\/www.graphviz.org."},{"volume-title":"Task Graph Scheduling Using Timed Automata. In IPDPS '03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing","year":"2003","author":"Abdedda\u00efm Y.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","unstructured":"Accellera Organization. Unified Power Format (UPF) Standard. http:\/\/www.unifiedpowerformat.com.  Accellera Organization. Unified Power Format (UPF) Standard. http:\/\/www.unifiedpowerformat.com."},{"key":"e_1_3_2_1_4_1","unstructured":"Apache Design Solutions. RedHawk-SEM. http:\/\/www.apache-da.com\/apache-da\/Home\/ProductsandSolutions\/SoCPowerNoiseReliability\/RedHawk-SEM.html.  Apache Design Solutions. RedHawk-SEM. http:\/\/www.apache-da.com\/apache-da\/Home\/ProductsandSolutions\/SoCPowerNoiseReliability\/RedHawk-SEM.html."},{"key":"e_1_3_2_1_5_1","unstructured":"ARM Ltd. ARM7TDMI. http:\/\/www.arm.com\/products\/CPUs\/ARM7TDMI.html.  ARM Ltd. ARM7TDMI. http:\/\/www.arm.com\/products\/CPUs\/ARM7TDMI.html."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118362"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775992"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.58"},{"key":"e_1_3_2_1_10_1","unstructured":"Cadence Design Systems Inc. Virtuoso UltraSIM. http:\/\/www.cadence.com\/products\/cic\/UltraSim_fullchip.  Cadence Design Systems Inc. Virtuoso UltraSIM. http:\/\/www.cadence.com\/products\/cic\/UltraSim_fullchip."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403446"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509499"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127933"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000726"},{"key":"e_1_3_2_1_15_1","unstructured":"Coware Inc. CoWare Processor Designer. http:\/\/www.coware.com\/products\/processordesigner.php.  Coware Inc. CoWare Processor Designer. http:\/\/www.coware.com\/products\/processordesigner.php."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827601"},{"key":"e_1_3_2_1_17_1","unstructured":"DWARF Debugging Information Format Workgroup. DWARF Debugging Information Format. http:\/\/dwarfstd.org\/.  DWARF Debugging Information Format Workgroup. DWARF Debugging Information Format. http:\/\/dwarfstd.org\/."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/224401.224819"},{"key":"e_1_3_2_1_19_1","unstructured":"Gary Smith EDA. EDA Wallcharts 2008. http:\/\/www.garysmitheda.com.  Gary Smith EDA. EDA Wallcharts 2008. http:\/\/www.garysmitheda.com."},{"volume-title":"Special Technology Report","year":"2008","author":"Goering R.","key":"e_1_3_2_1_20_1"},{"volume-title":"SCDsource","year":"2008","author":"Goering R.","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","first-page":"236","volume-title":"EDA Challenges in Nano-scale Technology. In Custom Integrated Circuits Conference. CICC '06","author":"Kawa J.","year":"2006"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907062"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969124"},{"key":"e_1_3_2_1_25_1","unstructured":"Mentor Graphics. ModelSim. http:\/\/www.mentor.com\/products\/fv\/modelsim\/.  Mentor Graphics. ModelSim. http:\/\/www.mentor.com\/products\/fv\/modelsim\/."},{"volume-title":"Wiley","year":"2002","author":"Moran M. J.","key":"e_1_3_2_1_26_1"},{"volume-title":"Univ. of Twente","year":"2004","author":"Hieu N. Van","key":"e_1_3_2_1_27_1"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.31"},{"volume-title":"DATE","year":"2006","author":"Paci G.","key":"e_1_3_2_1_29_1"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450194"},{"issue":"5","key":"e_1_3_2_1_31_1","volume":"1","author":"Sakurai Y.","year":"2006","journal-title":"NEC Technical Journal"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391543"},{"key":"e_1_3_2_1_33_1","first-page":"94","article-title":"Nanoscale Thermal Transport and Microrefrigerators on a Chip","author":"Shakouri A.","year":"2006","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357788"},{"key":"e_1_3_2_1_35_1","unstructured":"Silicon Integration Initiative (Si2). Common Power Format. http:\/\/www.si2.org.  Silicon Integration Initiative (Si2). Common Power Format. http:\/\/www.si2.org."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"e_1_3_2_1_38_1","unstructured":"Synopsys Inc. Design Compiler and Power Compiler. http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Pages\/default.aspx.  Synopsys Inc. Design Compiler and Power Compiler. http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Pages\/default.aspx."},{"key":"e_1_3_2_1_39_1","unstructured":"Synopsys Inc. DesignWare Building Block IP. https:\/\/www.synopsys.com\/dw\/doc.php\/doc\/dwf\/manuals\/dwug.pdf.  Synopsys Inc. DesignWare Building Block IP. https:\/\/www.synopsys.com\/dw\/doc.php\/doc\/dwf\/manuals\/dwug.pdf."},{"key":"e_1_3_2_1_40_1","unstructured":"Synopsys Inc. HSIM MOS Reliability Analysis. http:\/\/www.synopsys.com\/Tools\/Verification\/AMSVerification\/DesignAnalysis\/Pages\/HSIMplusMOSFET.aspx.  Synopsys Inc. HSIM MOS Reliability Analysis. http:\/\/www.synopsys.com\/Tools\/Verification\/AMSVerification\/DesignAnalysis\/Pages\/HSIMplusMOSFET.aspx."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2007.4375798"},{"key":"e_1_3_2_1_43_1","unstructured":"VaST Systems Technology. CoMET\u00ae. http:\/\/www.vastsystems.com\/docs\/CoMET_mar2007.pdf.  VaST Systems Technology. CoMET\u00ae. http:\/\/www.vastsystems.com\/docs\/CoMET_mar2007.pdf."},{"volume-title":"Energy Macro-Modeling of Embedded Microprocessor Using SystemC. In IEEE Int. Conf. on Electro Information Technology","year":"2005","author":"Xi J.","key":"e_1_3_2_1_44_1"}],"event":{"name":"ESWeek '09: Fifth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Grenoble France","acronym":"ESWeek '09"},"container-title":["Proceedings of the 7th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629469","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1629435.1629469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:19Z","timestamp":1750249399000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1629435.1629469"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10,11]]},"references-count":44,"alternative-id":["10.1145\/1629435.1629469","10.1145\/1629435"],"URL":"https:\/\/doi.org\/10.1145\/1629435.1629469","relation":{},"subject":[],"published":{"date-parts":[[2009,10,11]]},"assertion":[{"value":"2009-10-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}